WO2017189179A1 - Split-gate, twin-bit non-volatile memory cell - Google Patents

Split-gate, twin-bit non-volatile memory cell Download PDF

Info

Publication number
WO2017189179A1
WO2017189179A1 PCT/US2017/025683 US2017025683W WO2017189179A1 WO 2017189179 A1 WO2017189179 A1 WO 2017189179A1 US 2017025683 W US2017025683 W US 2017025683W WO 2017189179 A1 WO2017189179 A1 WO 2017189179A1
Authority
WO
WIPO (PCT)
Prior art keywords
gate
insulation
region
polysilicon
block
Prior art date
Application number
PCT/US2017/025683
Other languages
French (fr)
Inventor
Chunming Wang
Nhan Do
Original Assignee
Silicon Storage Technology, Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Silicon Storage Technology, Inc. filed Critical Silicon Storage Technology, Inc.
Priority to JP2018555757A priority Critical patent/JP6656412B2/en
Priority to KR1020187034585A priority patent/KR101992590B1/en
Priority to EP17790086.7A priority patent/EP3449486B1/en
Priority to EP21205392.0A priority patent/EP3982394B1/en
Priority to TW106112012A priority patent/TWI632669B/en
Publication of WO2017189179A1 publication Critical patent/WO2017189179A1/en

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B69/00—Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
    • G11C16/0408—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors
    • G11C16/0433—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors comprising cells containing a single floating gate transistor and one or more separate select transistors
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/10—Programming or data input circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/10—Programming or data input circuits
    • G11C16/14—Circuits for erasing electrically, e.g. erase voltage switching circuits
    • G11C16/16—Circuits for erasing electrically, e.g. erase voltage switching circuits for erasing blocks, e.g. arrays, words, groups
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/401—Multistep manufacturing processes
    • H01L29/4011—Multistep manufacturing processes for data storage electrodes
    • H01L29/40114—Multistep manufacturing processes for data storage electrodes the electrodes comprising a conductor-insulator-conductor-insulator-semiconductor structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312—Gate electrodes for field effect devices
    • H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42324—Gate electrodes for transistors with a floating gate
    • H01L29/42328—Gate electrodes for transistors with a floating gate with at least one additional gate other than the floating gate and the control gate, e.g. program gate, erase gate or select gate
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/30—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/30—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
    • H10B41/35—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region with a cell select transistor, e.g. NAND

Definitions

  • the present invention relates to non-volatile memory arrays.
  • split gate non- volatile flash memory cells are well known.
  • U.S. Patent 6,747,310 discloses such memory cells having source and drain regions defining a channel region there between, a select gate over one portion of the channel regions, a floating gate over the other portion of the channel region, and an erase gate over the source region.
  • the memory cells are formed in pairs that share a common source region and common erase gate, with each memory cell having its own channel region in the substrate extending between the source and drain regions (i.e. there are two separate channel regions for each pair of memory cells).
  • the lines connecting all the control gates for memory cells in a given column run vertically. The same is true for the lines connecting the erase gates and the select gates, and the source lines.
  • the bit lines connecting drain regions for each row of memory cells run horizontally.
  • Each memory cell stores a single bit of information (based on the programming state of the floating gate). Given the number of electrodes for each cell (source, drain, select gate, control gate and erase gate), and two separate channel regions for each pair of memory calls, configuring and forming the architecture and array layout with all the various lines connected to these electrodes can be overly complex and difficult to implement, especially as critical dimensions continue to shrink.
  • a memory device that includes a substrate of semiconductor material of a first conductivity type, first and second regions spaced apart in the substrate and having a second conductivity type different than the first conductivity type, with a continuous channel region in the substrate extending between the first and second regions, a first floating gate disposed over and insulated from a first portion of the channel region adjacent to the first region, a second floating gate disposed over and insulated from a second portion of the channel region adjacent to the second region, a word line gate disposed over and insulated from a third portion of the channel region between the first and second channel region portions, a first erase gate disposed over and insulated from the first region, and a second erase gate disposed over and insulated from the second region.
  • a method of forming a pair of non- volatile memory cells includes forming a first insulation layer on a semiconductor substrate, forming a first polysilicon layer on the first insulation layer in a first polysilicon deposition process, forming spaced apart first and second insulation blocks on the first polysilicon layer, the first insulation block having a first side facing the second insulation block and a second side facing away from the second insulation block, and the second insulation block having a first side facing the first insulation block and a second side facing away from the first insulation block, removing a portion of the first polysilicon layer disposed between the first and second insulation blocks while maintaining portions of the first polysilicon layer disposed underneath the first and second insulation blocks and adjacent the second sides of the first and second insulation blocks, removing the portions of the first polysilicon layer adjacent the second sides of the first and second insulation blocks while maintaining a pair of polysilicon blocks of the first polysilicon layer each disposed under one of the first and second insulation blocks, forming a first drain region in the substrate and adjacent the second side of the first insulation block
  • the first polysilicon block is disposed between the first and second insulation blocks, the second polysilicon block is disposed over the first drain region, and the third polysilicon block is disposed over the second drain region.
  • the substrate includes a continuous channel region extending between the first and second drain regions.
  • a method of forming a pair of non- volatile memory cells includes forming a first insulation layer on a semiconductor substrate, forming a first polysilicon layer on the first insulation layer in a first polysilicon deposition process, forming an insulation layer stack on the first polysilicon layer, forming a second polysilicon layer on the insulation layer stack, forming spaced apart first and second insulation blocks on the second polysilicon layer, the first insulation block having a first side facing the second insulation block and a second side facing away from the second insulation block, and the second insulation block having a first side facing the first insulation block and a second side facing away from the first insulation block, removing portions of the second polysilicon layer, the insulation layer stack and the first polysilicon layer disposed between the first and second insulation blocks and adjacent the second sides of the first and second insulation blocks, while maintaining a pair of polysilicon blocks of the first polysilicon layer each disposed under one of the first and second insulation blocks, forming a first drain region in the substrate and adjacent the second side of the first insulation block,
  • the first polysilicon block is disposed between the first and second insulation blocks, the second polysilicon block is disposed over the first drain region, and the third polysilicon block is disposed over the second drain region.
  • the substrate includes a continuous channel region extending between the first and second drain regions.
  • a method of operating a memory device that includes a substrate of
  • semiconductor material of a first conductivity type first and second regions spaced apart in the substrate and having a second conductivity type different than the first conductivity type with a continuous channel region in the substrate extending between the first and second regions, a first floating gate disposed over and insulated from a first portion of the channel region adjacent to the first region, a second floating gate disposed over and insulated from a second portion of the channel region adjacent to the second region, a word line gate disposed over and insulated from a third portion of the channel region between the first and second channel region portions, a first erase gate disposed over and insulated from the first region, a second erase gate disposed over and insulated from the second region, a first coupling gate disposed over and insulated from the first floating gate, and a second coupling gate disposed over and insulated from the second floating gate.
  • the method includes programming the first floating gate by applying a positive voltage to the first erase gate, a zero voltage to the second erase gate, a positive voltage to the word line gate, a positive voltage to the first coupling gate, a positive voltage to the second coupling gate, a positive voltage to the first region and a current to the second region, reading the first floating gate by applying a zero voltage to the first and second erase gates, the first coupling gate and the first region, a positive voltage to the word line gate, a positive voltage to the second coupling gate, and a positive voltage to the second region, and erasing the first floating gate by applying a positive voltage to the first erase gate and a negative voltage to the first coupling gate.
  • a method of operating a memory device that includes a substrate of
  • semiconductor material of a first conductivity type first and second regions spaced apart in the substrate and having a second conductivity type different than the first conductivity type with a continuous channel region in the substrate extending between the first and second regions, a first floating gate disposed over and insulated from a first portion of the channel region adjacent to the first region, a second floating gate disposed over and insulated from a second portion of the channel region adjacent to the second region, a word line gate disposed over and insulated from a third portion of the channel region between the first and second channel region portions, a first erase gate disposed over and insulated from the first region, and a second erase gate disposed over and insulated from the second region.
  • the method includes programming the first floating gate by applying a positive voltage to the first erase gate, a zero voltage to the second erase gate, a positive voltage to the word line gate, a positive voltage to the first region and a current to the second region, reading the first floating gate by applying a zero voltage to the first erase gate and the first region, a positive voltage to the second erase gate, a positive voltage to the word line gate and a positive voltage to the second region, and erasing the first floating gate by applying a positive voltage to the first erase gate.
  • Figs. 1A-1H are side cross section views showing the steps in forming the 2 bit memory cell of the present invention.
  • Fig. 2 is a side cross section view showing an alternate embodiment of the 2 bit memory cell of the present invention.
  • Figs. 3A-3C are side cross section views showing the steps in forming an alternate embodiment of the 2 bit memory cell of the present invention.
  • Figs. 4A-4D are side cross section views showing the steps in forming an alternate embodiment of the 2 bit memory cell of the present invention.
  • Figs. 5A-5D are side cross section views showing the steps in forming an alternate embodiment of the 2 bit memory cell of the present invention.
  • Figs. 6A-6D are side cross section views showing the steps in forming an alternate embodiment of the 2 bit memory cell of the present invention.
  • Fig. 7 is a side cross section view showing an alternate embodiment of the 2 bit memory cell of the present invention.
  • Fig. 8 is a plan view showing control circuitry used to operate an array of 2-bit memory cells of the present invention.
  • the present invention is a memory cell design, architecture and method of manufacture of a split-gate, two bit memory cell design.
  • FIGs 1A-1H there are shown cross-sectional views of the steps in the process to make a 2-bit memory cell (while only the formation of a single 2-bit memory cell is shown in the figures, it should be understood that an array of such memory cells are formed concurrently).
  • the process begins by forming a layer of silicon dioxide (oxide) 12 on a substrate 10 of P type single crystalline silicon. Thereafter a layer 14 of polysilicon (or amorphous silicon) is formed on the layer 12 of silicon dioxide.
  • insulating stack l l(ONO, oxide-nitride-oxide) is formed on layer 14, and a layer 13 of polysilicon (or amorphous silicon) is formed on the layer 11.
  • Another insulating layer 16 e.g. silicon nitride - "nitride" is formed on poly layer 13, as shown in Fig. 1A.
  • Photoresist material (not shown) is coated on the structure, and a
  • photolithography masking step is performed exposing selected portions of the photoresist material.
  • the photoresist is developed such that portions of the photoresist are removed.
  • the structure is etched. Specifically, nitride layer 16, poly layer 13 and insulating layer stack 11 are anisotropically etched (using poly layer 14 as an etch stop), leaving pairs of nitride blocks 16 and poly blocks 13 as shown in Fig. IB
  • Photoresist material 18 is coated on the structure, and is patterned using masking and develop steps, to cover the outer regions, but leaving the inner region exposed. An anisotropic poly etch is then used to remove the portion of poly layer 14 in the inner region. A WLVT implantation is used to implant the substrate in the inner region, as illustrated in Fig. 1C.
  • spacers 20 are then formed on the sides of the structure. Formation of spacers is well known in the art, and involves the deposition of a material over the contour of a structure, followed by an anisotropic etch process, whereby the material is removed from horizontal surfaces of the structure, while the material remains largely intact on vertically oriented surfaces of the structure (with a rounded upper surface). Spacers 20 can be oxide or oxide-nitride. The resultant structure is shown in Fig. ID.
  • Photoresist material 22 is coated on the structure, and is patterned using masking and develop steps, to cover the inner region, but leaving the outer regions exposed. A poly etch is then used to remove the exposed portions of poly layer 14 in the outer regions. An implant process (e.g. implantation and anneal) is then performed to form drain regions (bit lines - BL) 24 in the substrate in the outer regions, as shown in Fig. IE. [0022] After removal of photoresist 22, an oxide layer is formed over the structure, including oxide layer 26 along the sides and top of the structures. A photoresist coating and photolithography masking step is used to cover the structure with photoresist except for the inner region. An oxide anisotropic etch (e.g.
  • photolithography masking, and polysilicon etch are used to define the outer edges of the polysilicon layer in the outer regions.
  • the resulting structure is shown in Fig. 1G (after photoresist removal), which results in poly block 28 in the inner region and poly blocks 30 in the outer regions.
  • poly block 28 can be replaced with a metal block for improved conductivity as follows.
  • a photoresist coating and masking process are used to cover the structure with photoresist except for the inner region.
  • Poly and oxide etches are used to remove the poly block 28 and the oxide layers 15 and 26 from the inner region.
  • An insulation layer 32 is formed on the substrate and exposed structure sidewalls in the inner region.
  • Layer 32 is preferably a high K material (i.e. having a dielectric constant K greater than that of oxide, such as Hf02, Zr02, Ti02, etc.).
  • a metal deposition and etch back are then used to form a block of metal material 34 in the inner region (i.e. on and alongside the high K insulation layer 32).
  • CMP is used to planarize the top surfaces.
  • the resulting structure is shown in Fig. 1H (after photoresist removal).
  • the poly block between the floating gates 14 (which is the word line gate) can remain as a poly block, or can be replaced by a metal block insulated with a high K material as described above.
  • the final 2-bit memory cell structure is shown in Fig. 2, where a continuous channel region 36 is defined in the substrate between the two bit line (drain) regions 24A and 24B.
  • a first floating gate 14A is disposed over and insulated from a first portion of the channel region 36 (for controlling the conductivity thereof).
  • a first coupling gate 13A is disposed over and insulated from the first floating gate 14A (for coupling the voltage on the floating gate 14A).
  • a word line gate 34 is disposed over and insulated from a second portion of the channel region 36 (for controlling the conductivity thereof).
  • a second floating gate 14B is disposed over and insulated from a third portion of the channel region 36 (for controlling the conductivity thereof).
  • a second coupling gate 13B is disposed over and insulated from the second floating gate 14B (for coupling the voltage on floating gate 14B).
  • a first erase gate 30A is disposed over and insulated from the first drain region 24A, and disposed adjacent to and insulated from the first floating gate 14A.
  • a second erase gate 30B is disposed over and insulated from the second drain region 24B, and disposed adjacent to and insulated from the second floating gate 14B.
  • Programming floating gate 14A with electrons stores the first bit (i.e., bit 1)
  • programming floating gate 14B with electrons stores the second bit (i.e., bit 2).
  • Table 1 illustrates exemplary operational voltages for program, read and erase operations of the two-bit memory cell.
  • voltage 4.5V is applied to erase gate 30A and voltage 10.5V is applied to coupling gate 13A which are capacitively coupled to floating gate 14A.
  • a voltage of IV is applied to the word line gate 34 which turns on the underlying channel portion.
  • Voltage 4.5V is applied to coupling gate 13B which is capacitively coupled to floating gate 14B to turn on the underlying channel portion.
  • Voltage 4.5V is applied to bit line 24 A and -luA on bit line 24B. Electrons travel from bit line 24B toward bit line 24 A, and inject themselves onto floating gate 14A because of the positive voltage capacitively coupled thereto by erase gate 30A.
  • Floating gate 14B is similarly programmed.
  • a voltage of 8.5 volts is applied to the erase gates 30A and 30B, and a negative voltage of -7V is applied to the coupling gate 13 A and 13B, which causes electrons to tunnel through the insulation from the floating gates 14 to the erase gates 30.
  • Vcc is applied to word line 34 which turns on the underlying channel portion.
  • a voltage of IV is applied to the bit line 24B and zero volts applied to bit line 24A.
  • a 4.5V voltage is applied to coupling gate 13B, which is
  • floating gate 14B (turning on the underlying channel region portion). Current will flow through the channel if floating gate 14A is erased (i.e., erased state will have a positive voltage on floating gate 14A and therefore the underlying channel region portion is turned on), and current will not flow through the channel if floating gate 14A is programmed (i.e. is programmed with electrons sufficient to prevent turning on the underlying channel region portion). Floating gate 14B is similarly read.
  • Figs. 3A-3C illustrate an alternate embodiment for forming the 2-bit memory cell, which starts with the structure in Fig. ID.
  • a sacrificial oxide spacer 25 is formed.
  • a photoresist coating and photolithography masking step is used to cover the inner region with photoresist 22.
  • a poly etch is then used to remove the exposed portions of poly layer 14 in the outer regions.
  • An implant process e.g. implantation and anneal
  • an oxide wet etch is performed to remove spacer 25 in the outer regions, as shown in Fig. 3A.
  • oxide 26 is formed such that oxide layer 26 includes a stepped contour 26a.
  • a photoresist coating and photolithography masking step is used to cover the structure with photoresist except for the inner region.
  • An oxide anisotropic etch is then used to remove the oxide over the substrate 10.
  • an oxide layer 15 is grown over the structure in the inner region, which thickens oxide layer 12 over the substrate 10 in the outer regions, as shown in Fig. 3B.
  • the remaining processing steps described above with respect to Figs. 1G and 1H are performed, resulting in the structure shown in Fig. 3C.
  • the erase gates 30 have a notch 31 facing a corner of the floating gate 14 for enhanced erase operation performance.
  • FIGs. 4A to 4D illustrate another embodiment for forming the 2-bit memory cell, which starts with the structure of Fig. IB, as shown in Fig. 4A.
  • a poly etch is used to remove the exposed poly layer 14 portions in the inner and the outer regions, instead of just in the inner region, leaving poly blocks 14.
  • Spacers 42 e.g. oxide or oxide-nitride
  • Photo resist 44 is formed covering the inner region, and spacers 42 facing the outer regions are removed.
  • An implant is then used form drain regions 46, as illustrated in Fig. 4C.
  • oxide 48 is formed on the structure, which removes exposed portions of oxide layer 12 on the substrate.
  • a photoresist coating and photolithography masking process is used to open the inner region, but leave the outer regions covered by photoresist.
  • a oxide anisotropic etch is then used to remove the oxide 12 over the substrate 10 in the inner region.
  • an oxide layer 50 (e.g. by thermal oxidation) is grown in the inner region, which thickens oxide layer 12 over the substrate 10 in the outer regions.
  • a polysilicon deposition and etch back or CMP is used to form a layer of polysilicon in the inner and outer regions.
  • a photoresist coating and photolithography masking, and polysilicon etch, are used to define the outer edges of the polysilicon layer in the outer regions.
  • the resulting structure is shown in Fig. 4D (after photoresist removal), which results in poly block 52 in the inner region and poly blocks 54 in the outer regions.
  • poly block 52 and oxide 48 and 50 in the inner region could be replaced with a high K insulator and metal block as described above.
  • the advantages of this embodiment include that the floating gate poly blocks 14 are defined with a single poly etch, and the insulation between the floating gate and the word line gate 52 on one side and the erase gate 54 on the other side can be independently varied (i.e. by the inclusion of spacer 42 on just one side of the floating gate).
  • Figs. 5A-5D illustrate another embodiment for forming the 2-bit memory cell, which begins with the structure of Fig. 1A.
  • a photolithography and nitride etch process are used to form a trench 76 in the nitride layer 16.
  • Oxide spacers 78 are formed on the trench sidewalls by oxide deposition and etch, as shown in Fig. 5A.
  • a poly etch is performed to remove the exposed portion of poly layer 14 in trench 76.
  • a WLVT implantation is used to implant the substrate under trench 76.
  • An oxide deposition and etch is used to form spacers 80 along the exposed sides of poly layer 14, as shown in Fig. 5B.
  • a nitride etch is used to remove nitride layer 16.
  • a poly etch is used to remove exposed portions of poly layer 14. Photoresist is coated on the structure and selectively removed except for trench 76, and an implant process is used to form drain regions 82, as illustrated in Fig. 5C (after photoresist removal). Oxide layer 84 is formed on the exposed ends of poly layer 14 and exposed substrate in trench 76 (e.g. thermal oxide). A poly deposition and etch are performed to form poly block (word line gate ) 86 in trench 76, and poly blocks (erase gates) 88 along the outer sides of floating gate blocks 14, as illustrated in Fig. 5D.
  • FIGs. 6A-6D illustrate an alternate embodiment of the process of Figs. 5A-5D, wherein before spacers 78 are formed, a poly slope etch is performed so that the upper surface of poly layer 14 slopes downwardly as it extends away from nitride layer 16, as shown in Fig. 6 A.
  • ONO layer 11 is formed over the structure, and poly layer 13 is formed on ONO layer by poly deposition and etch back, as shown in Fig. 6B.
  • Spacers 78 are then formed on poly layer 13, as shown in Fig. 6C. The remaining processing steps described above with respect to Figs.
  • Fig. 7 illustrates an alternate embodiment for the 2 bit memory cell of Fig. 1H, where the memory cell does not include a coupling gate. Formation of the memory cell of Fig. 7 is similar to that disclosed with respect to Figs. 1A-1H, except omitting the formation of the ONO layer 11 and second poly layer 13 before the formation of nitride layer 16 (see Fig. 1A).
  • the operational voltages for the 2 bit memory cell of Fig. 7 are illustrated in Table 2 below:
  • Control circuitry 96 preferably (but not necessarily) formed on the same substrate 10 (as shown in Fig. 8) is configured program, read and erase an array 98 of the 2-bit memory cells described herein by applying the voltages of Table 1 or Table 2.
  • references to the present invention herein are not intended to limit the scope of any claim or claim term, but instead merely make reference to one or more features that may be covered by one or more of the claims.
  • Materials, processes and numerical examples described above are exemplary only, and should not be deemed to limit the claims.
  • not all method steps need be performed in the exact order illustrated or claimed, but rather in any order that allows the proper formation of the memory cell array of the present invention.
  • single layers of material could be formed as multiple layers of such or similar materials, and vice versa.
  • the term “adjacent” includes “directly adjacent” (no intermediate materials, elements or space disposed there between) and “indirectly adjacent” (intermediate materials, elements or space disposed there between), “mounted to” includes “directly mounted to” (no intermediate materials, elements or space disposed there between) and “indirectly mounted to” (intermediate materials, elements or spaced disposed there between), and “electrically coupled” includes “directly electrically coupled to” (no intermediate materials or elements there between that electrically connect the elements together) and “indirectly electrically coupled to” (intermediate materials or elements there between that electrically connect the elements together).
  • forming an element "over a substrate” can include forming the element directly on the substrate with no intermediate materials/elements there between, as well as forming the element indirectly on the substrate with one or more intermediate materials/elements there between.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Non-Volatile Memory (AREA)
  • Semiconductor Memories (AREA)
  • Read Only Memory (AREA)

Abstract

A memory device that includes a substrate of semiconductor material of a first conductivity type, first and second regions spaced apart in the substrate and having a second conductivity type different than the first conductivity type, with a continuous channel region in the substrate extending between the first and second regions. A first floating gate is disposed over and insulated from a first portion of the channel region adjacent to the first region. A second floating gate is disposed over and insulated from a second portion of the channel region adjacent to the second region. A word line gate is disposed over and insulated from a third portion of the channel region between the first and second channel region portions. A first erase gate disposed over and insulated from the first region. A second erase gate disposed is over and insulated from the second region.

Description

SPLIT-GATE, TWIN-BIT NON- VOLATILE MEMORY CELL
RELATED APPLICATION
This application claims the benefit of Chinese Patent Application No.
201610285454.7 filed on April 29, 2016.
FIELD OF THE INVENTION
[0001] The present invention relates to non-volatile memory arrays.
BACKGROUND OF THE INVENTION
[0002] Split gate non- volatile flash memory cells are well known. For example, U.S. Patent 6,747,310 discloses such memory cells having source and drain regions defining a channel region there between, a select gate over one portion of the channel regions, a floating gate over the other portion of the channel region, and an erase gate over the source region. The memory cells are formed in pairs that share a common source region and common erase gate, with each memory cell having its own channel region in the substrate extending between the source and drain regions (i.e. there are two separate channel regions for each pair of memory cells). The lines connecting all the control gates for memory cells in a given column run vertically. The same is true for the lines connecting the erase gates and the select gates, and the source lines. The bit lines connecting drain regions for each row of memory cells run horizontally.
[0003] Each memory cell stores a single bit of information (based on the programming state of the floating gate). Given the number of electrodes for each cell (source, drain, select gate, control gate and erase gate), and two separate channel regions for each pair of memory calls, configuring and forming the architecture and array layout with all the various lines connected to these electrodes can be overly complex and difficult to implement, especially as critical dimensions continue to shrink.
[0004] One solution is to eliminate the source region, and have both memory cells share a single continuous channel region and a common word line gate, and disclosed in U.S. Patent 8,780,625. However, there are performance limitations with this configuration because, among other things, it lacks erase gates.
BRIEF SUMMARY OF THE INVENTION
[0005] The aforementioned problems and needs are addressed by a memory device that includes a substrate of semiconductor material of a first conductivity type, first and second regions spaced apart in the substrate and having a second conductivity type different than the first conductivity type, with a continuous channel region in the substrate extending between the first and second regions, a first floating gate disposed over and insulated from a first portion of the channel region adjacent to the first region, a second floating gate disposed over and insulated from a second portion of the channel region adjacent to the second region, a word line gate disposed over and insulated from a third portion of the channel region between the first and second channel region portions, a first erase gate disposed over and insulated from the first region, and a second erase gate disposed over and insulated from the second region.
[0006] A method of forming a pair of non- volatile memory cells includes forming a first insulation layer on a semiconductor substrate, forming a first polysilicon layer on the first insulation layer in a first polysilicon deposition process, forming spaced apart first and second insulation blocks on the first polysilicon layer, the first insulation block having a first side facing the second insulation block and a second side facing away from the second insulation block, and the second insulation block having a first side facing the first insulation block and a second side facing away from the first insulation block, removing a portion of the first polysilicon layer disposed between the first and second insulation blocks while maintaining portions of the first polysilicon layer disposed underneath the first and second insulation blocks and adjacent the second sides of the first and second insulation blocks, removing the portions of the first polysilicon layer adjacent the second sides of the first and second insulation blocks while maintaining a pair of polysilicon blocks of the first polysilicon layer each disposed under one of the first and second insulation blocks, forming a first drain region in the substrate and adjacent the second side of the first insulation block, forming a second drain region in the substrate and adjacent the second side of the second insulation block, forming a second polysilicon layer over the substrate and the first and second insulation blocks in a second polysilicon deposition process, and removing portions of the second polysilicon layer while maintaining a first polysilicon block, a second polysilicon block and a third polysilicon block of the second polysilicon layer. The first polysilicon block is disposed between the first and second insulation blocks, the second polysilicon block is disposed over the first drain region, and the third polysilicon block is disposed over the second drain region. The substrate includes a continuous channel region extending between the first and second drain regions. [0007] A method of forming a pair of non- volatile memory cells includes forming a first insulation layer on a semiconductor substrate, forming a first polysilicon layer on the first insulation layer in a first polysilicon deposition process, forming an insulation layer stack on the first polysilicon layer, forming a second polysilicon layer on the insulation layer stack, forming spaced apart first and second insulation blocks on the second polysilicon layer, the first insulation block having a first side facing the second insulation block and a second side facing away from the second insulation block, and the second insulation block having a first side facing the first insulation block and a second side facing away from the first insulation block, removing portions of the second polysilicon layer, the insulation layer stack and the first polysilicon layer disposed between the first and second insulation blocks and adjacent the second sides of the first and second insulation blocks, while maintaining a pair of polysilicon blocks of the first polysilicon layer each disposed under one of the first and second insulation blocks, forming a first drain region in the substrate and adjacent the second side of the first insulation block, forming a second drain region in the substrate and adjacent the second side of the second insulation block, forming a third polysilicon layer over the substrate and the first and second insulation blocks in a second polysilicon deposition process, and removing portions of the third polysilicon layer while maintaining a first polysilicon block, a second polysilicon block and a third polysilicon block of the third polysilicon layer. The first polysilicon block is disposed between the first and second insulation blocks, the second polysilicon block is disposed over the first drain region, and the third polysilicon block is disposed over the second drain region. The substrate includes a continuous channel region extending between the first and second drain regions.
[0008] A method of operating a memory device that includes a substrate of
semiconductor material of a first conductivity type, first and second regions spaced apart in the substrate and having a second conductivity type different than the first conductivity type with a continuous channel region in the substrate extending between the first and second regions, a first floating gate disposed over and insulated from a first portion of the channel region adjacent to the first region, a second floating gate disposed over and insulated from a second portion of the channel region adjacent to the second region, a word line gate disposed over and insulated from a third portion of the channel region between the first and second channel region portions, a first erase gate disposed over and insulated from the first region, a second erase gate disposed over and insulated from the second region, a first coupling gate disposed over and insulated from the first floating gate, and a second coupling gate disposed over and insulated from the second floating gate. The method includes programming the first floating gate by applying a positive voltage to the first erase gate, a zero voltage to the second erase gate, a positive voltage to the word line gate, a positive voltage to the first coupling gate, a positive voltage to the second coupling gate, a positive voltage to the first region and a current to the second region, reading the first floating gate by applying a zero voltage to the first and second erase gates, the first coupling gate and the first region, a positive voltage to the word line gate, a positive voltage to the second coupling gate, and a positive voltage to the second region, and erasing the first floating gate by applying a positive voltage to the first erase gate and a negative voltage to the first coupling gate.
[0009] A method of operating a memory device that includes a substrate of
semiconductor material of a first conductivity type, first and second regions spaced apart in the substrate and having a second conductivity type different than the first conductivity type with a continuous channel region in the substrate extending between the first and second regions, a first floating gate disposed over and insulated from a first portion of the channel region adjacent to the first region, a second floating gate disposed over and insulated from a second portion of the channel region adjacent to the second region, a word line gate disposed over and insulated from a third portion of the channel region between the first and second channel region portions, a first erase gate disposed over and insulated from the first region, and a second erase gate disposed over and insulated from the second region. The method includes programming the first floating gate by applying a positive voltage to the first erase gate, a zero voltage to the second erase gate, a positive voltage to the word line gate, a positive voltage to the first region and a current to the second region, reading the first floating gate by applying a zero voltage to the first erase gate and the first region, a positive voltage to the second erase gate, a positive voltage to the word line gate and a positive voltage to the second region, and erasing the first floating gate by applying a positive voltage to the first erase gate.
[0010] Other objects and features of the present invention will become apparent by a review of the specification, claims and appended figures.
BRIEF DESCRIPTION OF THE DRAWINGS
[0011] Figs. 1A-1H are side cross section views showing the steps in forming the 2 bit memory cell of the present invention.
[0012] Fig. 2 is a side cross section view showing an alternate embodiment of the 2 bit memory cell of the present invention.
[0013] Figs. 3A-3C are side cross section views showing the steps in forming an alternate embodiment of the 2 bit memory cell of the present invention.
[0014] Figs. 4A-4D are side cross section views showing the steps in forming an alternate embodiment of the 2 bit memory cell of the present invention.
[0015] Figs. 5A-5D are side cross section views showing the steps in forming an alternate embodiment of the 2 bit memory cell of the present invention. [0016] Figs. 6A-6D are side cross section views showing the steps in forming an alternate embodiment of the 2 bit memory cell of the present invention.
[0017] Fig. 7 is a side cross section view showing an alternate embodiment of the 2 bit memory cell of the present invention. [0018] Fig. 8 is a plan view showing control circuitry used to operate an array of 2-bit memory cells of the present invention.
DETAILED DESCRIPTION OF THE INVENTION
[0019] The present invention is a memory cell design, architecture and method of manufacture of a split-gate, two bit memory cell design. Referring to Figures 1A-1H, there are shown cross-sectional views of the steps in the process to make a 2-bit memory cell (while only the formation of a single 2-bit memory cell is shown in the figures, it should be understood that an array of such memory cells are formed concurrently). The process begins by forming a layer of silicon dioxide (oxide) 12 on a substrate 10 of P type single crystalline silicon. Thereafter a layer 14 of polysilicon (or amorphous silicon) is formed on the layer 12 of silicon dioxide. Then insulating stack l l(ONO, oxide-nitride-oxide) is formed on layer 14, and a layer 13 of polysilicon (or amorphous silicon) is formed on the layer 11. Another insulating layer 16 (e.g. silicon nitride - "nitride") is formed on poly layer 13, as shown in Fig. 1A. [0020] Photoresist material (not shown) is coated on the structure, and a
photolithography masking step is performed exposing selected portions of the photoresist material. The photoresist is developed such that portions of the photoresist are removed. Using the remaining photoresist as a mask, the structure is etched. Specifically, nitride layer 16, poly layer 13 and insulating layer stack 11 are anisotropically etched (using poly layer 14 as an etch stop), leaving pairs of nitride blocks 16 and poly blocks 13 as shown in Fig. IB
(after the photoresist is removed). The space between nitride blocks 16 and poly blocks 13 is termed herein the "inner region," and the spaces outside of the pair of nitride blocks 16 and poly blocks 13 are termed herein the "outer regions." Photoresist material 18 is coated on the structure, and is patterned using masking and develop steps, to cover the outer regions, but leaving the inner region exposed. An anisotropic poly etch is then used to remove the portion of poly layer 14 in the inner region. A WLVT implantation is used to implant the substrate in the inner region, as illustrated in Fig. 1C.
[0021] After removal of photoresist 18, spacers 20 are then formed on the sides of the structure. Formation of spacers is well known in the art, and involves the deposition of a material over the contour of a structure, followed by an anisotropic etch process, whereby the material is removed from horizontal surfaces of the structure, while the material remains largely intact on vertically oriented surfaces of the structure (with a rounded upper surface). Spacers 20 can be oxide or oxide-nitride. The resultant structure is shown in Fig. ID.
Photoresist material 22 is coated on the structure, and is patterned using masking and develop steps, to cover the inner region, but leaving the outer regions exposed. A poly etch is then used to remove the exposed portions of poly layer 14 in the outer regions. An implant process (e.g. implantation and anneal) is then performed to form drain regions (bit lines - BL) 24 in the substrate in the outer regions, as shown in Fig. IE. [0022] After removal of photoresist 22, an oxide layer is formed over the structure, including oxide layer 26 along the sides and top of the structures. A photoresist coating and photolithography masking step is used to cover the structure with photoresist except for the inner region. An oxide anisotropic etch (e.g. dry anisotropic etch) is then used to remove the oxide over the substrate 10. After removal of photoresist, an oxide layer 15 is grown over the structure in the inner region, which thickens oxide layer 12 over the substrate 10 in the outer regions, as shown in Fig. IF. A polysilicon deposition and etch back is used to form a layer of polysilicon in the inner and outer regions. A photoresist coating and
photolithography masking, and polysilicon etch, are used to define the outer edges of the polysilicon layer in the outer regions. The resulting structure is shown in Fig. 1G (after photoresist removal), which results in poly block 28 in the inner region and poly blocks 30 in the outer regions.
[0023] Optionally, poly block 28 can be replaced with a metal block for improved conductivity as follows. A photoresist coating and masking process are used to cover the structure with photoresist except for the inner region. Poly and oxide etches are used to remove the poly block 28 and the oxide layers 15 and 26 from the inner region. An insulation layer 32 is formed on the substrate and exposed structure sidewalls in the inner region. Layer 32 is preferably a high K material (i.e. having a dielectric constant K greater than that of oxide, such as Hf02, Zr02, Ti02, etc.). A metal deposition and etch back are then used to form a block of metal material 34 in the inner region (i.e. on and alongside the high K insulation layer 32). Preferably, CMP is used to planarize the top surfaces. The resulting structure is shown in Fig. 1H (after photoresist removal). It should be noted that for all of the embodiments herein, the poly block between the floating gates 14 (which is the word line gate) can remain as a poly block, or can be replaced by a metal block insulated with a high K material as described above.
[0024] The final 2-bit memory cell structure is shown in Fig. 2, where a continuous channel region 36 is defined in the substrate between the two bit line (drain) regions 24A and 24B. A first floating gate 14A is disposed over and insulated from a first portion of the channel region 36 (for controlling the conductivity thereof). A first coupling gate 13A is disposed over and insulated from the first floating gate 14A (for coupling the voltage on the floating gate 14A). A word line gate 34 is disposed over and insulated from a second portion of the channel region 36 (for controlling the conductivity thereof). A second floating gate 14B is disposed over and insulated from a third portion of the channel region 36 (for controlling the conductivity thereof). A second coupling gate 13B is disposed over and insulated from the second floating gate 14B (for coupling the voltage on floating gate 14B). A first erase gate 30A is disposed over and insulated from the first drain region 24A, and disposed adjacent to and insulated from the first floating gate 14A. A second erase gate 30B is disposed over and insulated from the second drain region 24B, and disposed adjacent to and insulated from the second floating gate 14B. Programming floating gate 14A with electrons stores the first bit (i.e., bit 1), and programming floating gate 14B with electrons stores the second bit (i.e., bit 2).
[0025] Table 1 below illustrates exemplary operational voltages for program, read and erase operations of the two-bit memory cell.
Table 1
Figure imgf000010_0001
Erase both bits 8.5V 8.5V 0 -7V -7V 0 0
To program floating gate 14A, voltage 4.5V is applied to erase gate 30A and voltage 10.5V is applied to coupling gate 13A which are capacitively coupled to floating gate 14A. A voltage of IV is applied to the word line gate 34 which turns on the underlying channel portion. Voltage 4.5V is applied to coupling gate 13B which is capacitively coupled to floating gate 14B to turn on the underlying channel portion. Voltage 4.5V is applied to bit line 24 A and -luA on bit line 24B. Electrons travel from bit line 24B toward bit line 24 A, and inject themselves onto floating gate 14A because of the positive voltage capacitively coupled thereto by erase gate 30A. Floating gate 14B is similarly programmed. [0026] To erase the floating gates 14A and 14B, a voltage of 8.5 volts is applied to the erase gates 30A and 30B, and a negative voltage of -7V is applied to the coupling gate 13 A and 13B, which causes electrons to tunnel through the insulation from the floating gates 14 to the erase gates 30.
[0027] To read floating gate 14A, Vcc is applied to word line 34 which turns on the underlying channel portion. A voltage of IV is applied to the bit line 24B and zero volts applied to bit line 24A. A 4.5V voltage is applied to coupling gate 13B, which is
capacitively coupled to floating gate 14B (turning on the underlying channel region portion). Current will flow through the channel if floating gate 14A is erased (i.e., erased state will have a positive voltage on floating gate 14A and therefore the underlying channel region portion is turned on), and current will not flow through the channel if floating gate 14A is programmed (i.e. is programmed with electrons sufficient to prevent turning on the underlying channel region portion). Floating gate 14B is similarly read.
[0028] Figs. 3A-3C illustrate an alternate embodiment for forming the 2-bit memory cell, which starts with the structure in Fig. ID. A sacrificial oxide spacer 25 is formed. A photoresist coating and photolithography masking step is used to cover the inner region with photoresist 22. A poly etch is then used to remove the exposed portions of poly layer 14 in the outer regions. An implant process (e.g. implantation and anneal) is then performed to form drain regions (bit lines - BL) 24 in the substrate in the outer regions. Thereafter, an oxide wet etch is performed to remove spacer 25 in the outer regions, as shown in Fig. 3A. After removal of photoresist 22, oxide 26 is formed such that oxide layer 26 includes a stepped contour 26a. A photoresist coating and photolithography masking step is used to cover the structure with photoresist except for the inner region. An oxide anisotropic etch is then used to remove the oxide over the substrate 10. After removal of photoresist, an oxide layer 15 is grown over the structure in the inner region, which thickens oxide layer 12 over the substrate 10 in the outer regions, as shown in Fig. 3B. The remaining processing steps described above with respect to Figs. 1G and 1H are performed, resulting in the structure shown in Fig. 3C. The erase gates 30 have a notch 31 facing a corner of the floating gate 14 for enhanced erase operation performance.
[0029] Figs. 4A to 4D illustrate another embodiment for forming the 2-bit memory cell, which starts with the structure of Fig. IB, as shown in Fig. 4A. A poly etch is used to remove the exposed poly layer 14 portions in the inner and the outer regions, instead of just in the inner region, leaving poly blocks 14. Spacers 42 (e.g. oxide or oxide-nitride) are formed along the sides of the structure, and a WLVT implantation is used to implant the substrate in the inner region, as shown in Fig. 4B. Photo resist 44 is formed covering the inner region, and spacers 42 facing the outer regions are removed. An implant is then used form drain regions 46, as illustrated in Fig. 4C.
[0030] After removal of photoresist 44, oxide 48 is formed on the structure, which removes exposed portions of oxide layer 12 on the substrate. A photoresist coating and photolithography masking process is used to open the inner region, but leave the outer regions covered by photoresist. A oxide anisotropic etch is then used to remove the oxide 12 over the substrate 10 in the inner region. After removal of the photoresist, an oxide layer 50 (e.g. by thermal oxidation) is grown in the inner region, which thickens oxide layer 12 over the substrate 10 in the outer regions. A polysilicon deposition and etch back or CMP is used to form a layer of polysilicon in the inner and outer regions. A photoresist coating and photolithography masking, and polysilicon etch, are used to define the outer edges of the polysilicon layer in the outer regions. The resulting structure is shown in Fig. 4D (after photoresist removal), which results in poly block 52 in the inner region and poly blocks 54 in the outer regions. Optionally, poly block 52 and oxide 48 and 50 in the inner region could be replaced with a high K insulator and metal block as described above. The advantages of this embodiment include that the floating gate poly blocks 14 are defined with a single poly etch, and the insulation between the floating gate and the word line gate 52 on one side and the erase gate 54 on the other side can be independently varied (i.e. by the inclusion of spacer 42 on just one side of the floating gate).
[0031] Figs. 5A-5D illustrate another embodiment for forming the 2-bit memory cell, which begins with the structure of Fig. 1A. A photolithography and nitride etch process are used to form a trench 76 in the nitride layer 16. Oxide spacers 78 are formed on the trench sidewalls by oxide deposition and etch, as shown in Fig. 5A. A poly etch is performed to remove the exposed portion of poly layer 14 in trench 76. A WLVT implantation is used to implant the substrate under trench 76. An oxide deposition and etch is used to form spacers 80 along the exposed sides of poly layer 14, as shown in Fig. 5B. A nitride etch is used to remove nitride layer 16. A poly etch is used to remove exposed portions of poly layer 14. Photoresist is coated on the structure and selectively removed except for trench 76, and an implant process is used to form drain regions 82, as illustrated in Fig. 5C (after photoresist removal). Oxide layer 84 is formed on the exposed ends of poly layer 14 and exposed substrate in trench 76 (e.g. thermal oxide). A poly deposition and etch are performed to form poly block (word line gate ) 86 in trench 76, and poly blocks (erase gates) 88 along the outer sides of floating gate blocks 14, as illustrated in Fig. 5D.
[0032] Figs. 6A-6D illustrate an alternate embodiment of the process of Figs. 5A-5D, wherein before spacers 78 are formed, a poly slope etch is performed so that the upper surface of poly layer 14 slopes downwardly as it extends away from nitride layer 16, as shown in Fig. 6 A. ONO layer 11 is formed over the structure, and poly layer 13 is formed on ONO layer by poly deposition and etch back, as shown in Fig. 6B. Spacers 78 are then formed on poly layer 13, as shown in Fig. 6C. The remaining processing steps described above with respect to Figs. 5B to 5D are then performed, resulting in each floating gate having an upwardly sloping surface terminating in a sharper edge that faces the notch of the erase gate, as shown in Fig. 6D. [0033] Fig. 7 illustrates an alternate embodiment for the 2 bit memory cell of Fig. 1H, where the memory cell does not include a coupling gate. Formation of the memory cell of Fig. 7 is similar to that disclosed with respect to Figs. 1A-1H, except omitting the formation of the ONO layer 11 and second poly layer 13 before the formation of nitride layer 16 (see Fig. 1A). The operational voltages for the 2 bit memory cell of Fig. 7 are illustrated in Table 2 below:
Table 2
Figure imgf000014_0001
[0034] Control circuitry 96 preferably (but not necessarily) formed on the same substrate 10 (as shown in Fig. 8) is configured program, read and erase an array 98 of the 2-bit memory cells described herein by applying the voltages of Table 1 or Table 2.
[0035] It is to be understood that the present invention is not limited to the
embodiment(s) described above and illustrated herein, but encompasses any and all variations falling within the scope of the appended claims. For example, references to the present invention herein are not intended to limit the scope of any claim or claim term, but instead merely make reference to one or more features that may be covered by one or more of the claims. Materials, processes and numerical examples described above are exemplary only, and should not be deemed to limit the claims. Further, as is apparent from the claims and specification, not all method steps need be performed in the exact order illustrated or claimed, but rather in any order that allows the proper formation of the memory cell array of the present invention. Lastly, single layers of material could be formed as multiple layers of such or similar materials, and vice versa. [0036] It should be noted that, as used herein, the terms "over" and "on" both inclusively include "directly on" (no intermediate materials, elements or space disposed there between) and "indirectly on" (intermediate materials, elements or space disposed there between). Likewise, the term "adjacent" includes "directly adjacent" (no intermediate materials, elements or space disposed there between) and "indirectly adjacent" (intermediate materials, elements or space disposed there between), "mounted to" includes "directly mounted to" (no intermediate materials, elements or space disposed there between) and "indirectly mounted to" (intermediate materials, elements or spaced disposed there between), and "electrically coupled" includes "directly electrically coupled to" (no intermediate materials or elements there between that electrically connect the elements together) and "indirectly electrically coupled to" (intermediate materials or elements there between that electrically connect the elements together). For example, forming an element "over a substrate" can include forming the element directly on the substrate with no intermediate materials/elements there between, as well as forming the element indirectly on the substrate with one or more intermediate materials/elements there between.

Claims

What is claimed is:
1. A memory device, comprising:
a substrate of semiconductor material of a first conductivity type;
first and second regions spaced apart in the substrate and having a second
conductivity type different than the first conductivity type, with a continuous channel region in the substrate extending between the first and second regions;
a first floating gate disposed over and insulated from a first portion of the channel region adjacent to the first region;
a second floating gate disposed over and insulated from a second portion of the channel region adjacent to the second region;
a word line gate disposed over and insulated from a third portion of the channel region between the first and second channel region portions;
a first erase gate disposed over and insulated from the first region; and
a second erase gate disposed over and insulated from the second region.
2. The memory device of claim 1, wherein the first floating gate is partially disposed over and insulated from the first region, and the second floating gate is partially disposed over and insulated from the second region.
3. The memory device of claim 1, wherein the first erase gate includes a notch facing an edge of the first floating gate, and wherein the second erase gate includes a notch facing an edge of the second floating gate.
4. The memory device of claim 1, wherein:
the word line gate is insulated from the first floating by first insulation, the first floating gate is insulated from the first erase gate by second insulation, and the first insulation is thicker than the second insulation; and
the word line gate is insulated from the second floating by third insulation, the second floating gate is insulated from the second erase gate by fourth insulation, and the third insulation is thicker than the fourth insulation.
5. The memory device of claim 1, wherein:
the first floating gate includes a first upper surface that slopes downwardly as the first upper surface extends away from the first erase gate; and
the second floating gate includes a second upper surface that slopes downwardly as the second upper surface extends away from the second erase gate.
6. The memory device of claim 1, further comprising:
a first coupling gate disposed over and insulated from the first floating gate; and a second coupling gate disposed over and insulated from the second floating gate.
7. The memory device of claim 6, further comprising:
control circuitry configured to:
program the first floating gate by applying a positive voltage to the first erase gate, a zero voltage to the second erase gate, a positive voltage to the word line gate, a positive voltage to the first coupling gate, a positive voltage to the second coupling gate, a positive voltage to the first region and a current to the second region;
read the first floating gate by applying a zero voltage to the first and second erase gates, the first coupling gate and the first region, a positive voltage to the word line gate, a positive voltage to the second coupling gate, and a positive voltage to the second region; and
erase the first floating gate by applying a positive voltage to the first erase gate and a negative voltage to the first coupling gate.
8. The memory device of claim 1, further comprising:
control circuitry configured to:
program the first floating gate by applying a positive voltage to the first erase gate, a zero voltage to the second erase gate, a positive voltage to the word line gate, a positive voltage to the first region and a current to the second region; read the first floating gate by applying a zero voltage to the first erase gate and the first region, a positive voltage to the second erase gate, a positive voltage to the word line gate and a positive voltage to the second region; and erase the first floating gate by applying a positive voltage to the first erase gate.
9. A method of forming a pair of non- volatile memory cells comprising:
forming a first insulation layer on a semiconductor substrate;
forming a first polysilicon layer on the first insulation layer in a first polysilicon deposition process;
forming spaced apart first and second insulation blocks on the first polysilicon layer, the first insulation block having a first side facing the second insulation block and a second side facing away from the second insulation block, and the second insulation block having a first side facing the first insulation block and a second side facing away from the first insulation block;
removing a portion of the first polysilicon layer disposed between the first and second insulation blocks while maintaining portions of the first polysilicon layer disposed underneath the first and second insulation blocks and adjacent the second sides of the first and second insulation blocks;
removing the portions of the first polysilicon layer adjacent the second sides of the first and second insulation blocks while maintaining a pair of polysilicon blocks of the first polysilicon layer each disposed under one of the first and second insulation blocks;
forming a first drain region in the substrate and adjacent the second side of the first insulation block;
forming a second drain region in the substrate and adjacent the second side of the second insulation block;
forming a second polysilicon layer over the substrate and the first and second insulation blocks in a second polysilicon deposition process; and removing portions of the second polysilicon layer while maintaining a first polysilicon block, a second polysilicon block and a third polysilicon block of the second polysilicon layer, wherein:
the first polysilicon block is disposed between the first and second insulation blocks,
the second polysilicon block is disposed over the first drain region, and the third polysilicon block is disposed over the second drain region; wherein the substrate includes a continuous channel region extending between the first and second drain regions.
10. The method of claim 9, wherein one of the pair of polysilicon blocks is partially disposed over and insulated from the first drain region, and the other one of the pair of polysilicon blocks is partially disposed over and insulated from the second drain region.
11. The method of claim 9, wherein the second polysilicon block includes a notch facing an edge of the first floating gate, and wherein the second erase gate includes a notch facing an edge of the second floating gate.
12. The method of claim 9, further comprising:
forming a fourth polysilicon block that is disposed over and insulated from one of the pair of polysilicon blocks and under the first insulation block;
forming a fifth polysilicon block that is disposed over and insulated from the other one of the pair of polysilicon blocks and under the second insulation block.
13. The method of claim 9, further comprising:
removing the first polysilicon block;
forming a metal block between the first and second insulation blocks; and forming a layer of high-K insulation material between the metal block and the substrate and between the metal block and the first and second insulation blocks.
14. The method of claim 9, wherein the first and second insulation blocks are spacers.
15. The method of claim 9, wherein before the forming of the first and second insulation blocks, further comprising:
performing a poly slope etch to an upper surface of the first polysilicon layer, such that the upper surface included downwardly sloping portions, wherein the first and second insulation blocks are formed on the sloping portions.
16. A method of forming a pair of non- volatile memory cells comprising:
forming a first insulation layer on a semiconductor substrate;
forming a first polysilicon layer on the first insulation layer in a first polysilicon deposition process;
forming an insulation layer stack on the first polysilicon layer;
forming a second polysilicon layer on the insulation layer stack;
forming spaced apart first and second insulation blocks on the second polysilicon layer, the first insulation block having a first side facing the second insulation block and a second side facing away from the second insulation block, and the second insulation block having a first side facing the first insulation block and a second side facing away from the first insulation block;
removing portions of the second polysilicon layer, the insulation layer stack and the first polysilicon layer disposed between the first and second insulation blocks and adjacent the second sides of the first and second insulation blocks, while maintaining a pair of polysilicon blocks of the first polysilicon layer each disposed under one of the first and second insulation blocks;
forming a first drain region in the substrate and adjacent the second side of the first insulation block;
forming a second drain region in the substrate and adjacent the second side of the second insulation block; forming a third polysilicon layer over the substrate and the first and second insulation blocks in a second polysilicon deposition process; and
removing portions of the third polysilicon layer while maintaining a first polysilicon block, a second polysilicon block and a third polysilicon block of the third polysilicon layer, wherein:
the first polysilicon block is disposed between the first and second insulation blocks,
the second polysilicon block is disposed over the first drain region, and the third polysilicon block is disposed over the second drain region; wherein the substrate includes a continuous channel region extending between the first and second drain regions.
17. The method of claim 16, further comprising:
forming first insulation between the first polysilicon block and the pair of polysilicon blocks;
forming second insulation between the second polysilicon block and one of the pair of polysilicon blocks;
forming third insulation between the third polysilicon block and the other of the pair of polysilicon blocks;
wherein the first insulation is thicker than the second insulation and the third insulation.
18. A method of operating a memory device that includes a substrate of semiconductor material of a first conductivity type, first and second regions spaced apart in the substrate and having a second conductivity type different than the first conductivity type with a continuous channel region in the substrate extending between the first and second regions, a first floating gate disposed over and insulated from a first portion of the channel region adjacent to the first region, a second floating gate disposed over and insulated from a second portion of the channel region adjacent to the second region, a word line gate disposed over and insulated from a third portion of the channel region between the first and second channel region portions, a first erase gate disposed over and insulated from the first region, a second erase gate disposed over and insulated from the second region, a first coupling gate disposed over and insulated from the first floating gate, and a second coupling gate disposed over and insulated from the second floating gate, the method comprising:
programming the first floating gate by applying a positive voltage to the first erase gate, a zero voltage to the second erase gate, a positive voltage to the word line gate, a positive voltage to the first coupling gate, a positive voltage to the second coupling gate, a positive voltage to the first region and a current to the second region;
reading the first floating gate by applying a zero voltage to the first and second erase gates, the first coupling gate and the first region, a positive voltage to the word line gate, a positive voltage to the second coupling gate, and a positive voltage to the second region; and erasing the first floating gate by applying a positive voltage to the first erase gate and a negative voltage to the first coupling gate.
19. A method of operating a memory device that includes a substrate of semiconductor material of a first conductivity type, first and second regions spaced apart in the substrate and having a second conductivity type different than the first conductivity type with a continuous channel region in the substrate extending between the first and second regions, a first floating gate disposed over and insulated from a first portion of the channel region adjacent to the first region, a second floating gate disposed over and insulated from a second portion of the channel region adjacent to the second region, a word line gate disposed over and insulated from a third portion of the channel region between the first and second channel region portions, a first erase gate disposed over and insulated from the first region, and a second erase gate disposed over and insulated from the second region, the method comprising:
programming the first floating gate by applying a positive voltage to the first erase gate, a zero voltage to the second erase gate, a positive voltage to the word line gate, a positive voltage to the first region and a current to the second region; reading the first floating gate by applying a zero voltage to the first erase gate and the first region, a positive voltage to the second erase gate, a positive voltage to the word line gate and a positive voltage to the second region; and
erasing the first floating gate by applying a positive voltage to the first erase gate.
PCT/US2017/025683 2016-04-29 2017-04-03 Split-gate, twin-bit non-volatile memory cell WO2017189179A1 (en)

Priority Applications (5)

Application Number Priority Date Filing Date Title
JP2018555757A JP6656412B2 (en) 2016-04-29 2017-04-03 Split gate, twin bit non-volatile memory cell
KR1020187034585A KR101992590B1 (en) 2016-04-29 2017-04-03 Detachable-gate, twin-bit non-volatile memory cells
EP17790086.7A EP3449486B1 (en) 2016-04-29 2017-04-03 Split-gate, twin-bit non-volatile memory cell
EP21205392.0A EP3982394B1 (en) 2016-04-29 2017-04-03 Split-gate, twin-bit non-volatile memory cell
TW106112012A TWI632669B (en) 2016-04-29 2017-04-11 Split-gate, twin-bit non-volatile memory cell

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
CN201610285454.7 2016-04-29
CN201610285454.7A CN107342288B (en) 2016-04-29 2016-04-29 Split gate type dual bit non-volatile memory cell
US15/476,663 US9972632B2 (en) 2016-04-29 2017-03-31 Split-gate, twin-bit non-volatile memory cell
US15/476,663 2017-03-31

Publications (1)

Publication Number Publication Date
WO2017189179A1 true WO2017189179A1 (en) 2017-11-02

Family

ID=60159057

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2017/025683 WO2017189179A1 (en) 2016-04-29 2017-04-03 Split-gate, twin-bit non-volatile memory cell

Country Status (7)

Country Link
US (2) US9972632B2 (en)
EP (2) EP3449486B1 (en)
JP (1) JP6656412B2 (en)
KR (1) KR101992590B1 (en)
CN (1) CN107342288B (en)
TW (1) TWI632669B (en)
WO (1) WO2017189179A1 (en)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107305892B (en) * 2016-04-20 2020-10-02 硅存储技术公司 Method of forming tri-gate non-volatile flash memory cell pairs using two polysilicon deposition steps
CN108847388B (en) * 2018-06-19 2020-10-27 上海华力微电子有限公司 Floating gate isolation etching process under split gate structure
CN112185815A (en) * 2019-07-04 2021-01-05 硅存储技术公司 Method of forming split gate flash memory cells with spacer defined floating gates and discretely formed polysilicon gates
US11183572B2 (en) * 2020-04-20 2021-11-23 Taiwan Semiconductor Manufacturing Company Limited Flash memory device including a buried floating gate and a buried erase gate and methods of forming the same
CN114335185A (en) 2020-09-30 2022-04-12 硅存储技术股份有限公司 Split-gate dual bit non-volatile memory cell with erase gate disposed over word line gate and method of making the same
CN114335186A (en) 2020-09-30 2022-04-12 硅存储技术股份有限公司 Split-gate non-volatile memory cell with erase gate disposed over word line gate and method of making the same
EP4305670A1 (en) * 2021-03-11 2024-01-17 Silicon Storage Technology Inc. Split-gate flash memory cell with improved control gate capacitive coupling, and method of making same
CN115083912A (en) 2021-03-11 2022-09-20 硅存储技术股份有限公司 Split gate memory cell with improved control gate capacitive coupling and method of making same

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030209751A1 (en) * 2001-05-18 2003-11-13 Sandisk Corporation Floating gate memory cells utilizing substrate trenches to scale down their size
US20050012137A1 (en) * 2003-07-18 2005-01-20 Amitay Levi Nonvolatile memory cell having floating gate, control gate and separate erase gate, an array of such memory cells, and method of manufacturing
US20140126299A1 (en) * 2012-11-07 2014-05-08 Renesas Electronics Corporation Semiconductor device and method of manufacturing the same
US8780625B2 (en) 2011-02-10 2014-07-15 Shanghai Huahong Grace Semiconductor Manufacturing Corporation Memory array
US20140203343A1 (en) * 2011-08-31 2014-07-24 Silicon Storage Technology, Inc. Non-volatile Memory Cell Having A Floating Gate And A Coupling Gate With Improved Coupling Ratio Therebetween
US20170012049A1 (en) * 2015-07-10 2017-01-12 Silicon Storage Technology, Inc. Split Gate Non-volatile Memory Cell Having A Floating Gate, Word Line, Erase Gate, And Method Of Manufacturing

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100488583B1 (en) * 1997-12-31 2005-12-08 삼성전자주식회사 Dual bit split gate flash memory device and method for driving the same
JP4222675B2 (en) * 1999-03-29 2009-02-12 三洋電機株式会社 Nonvolatile semiconductor memory device
US6151248A (en) * 1999-06-30 2000-11-21 Sandisk Corporation Dual floating gate EEPROM cell array with steering gates shared by adjacent cells
US6747310B2 (en) 2002-10-07 2004-06-08 Actrans System Inc. Flash memory cells with separated self-aligned select and erase gates, and process of fabrication
US6930348B2 (en) * 2003-06-24 2005-08-16 Taiwan Semiconductor Manufacturing Co., Ltd. Dual bit split gate flash memory
US7169667B2 (en) * 2003-07-30 2007-01-30 Promos Technologies Inc. Nonvolatile memory cell with multiple floating gates formed after the select gate
US6992929B2 (en) * 2004-03-17 2006-01-31 Actrans System Incorporation, Usa Self-aligned split-gate NAND flash memory and fabrication process
US7046552B2 (en) 2004-03-17 2006-05-16 Actrans System Incorporation, Usa Flash memory with enhanced program and erase coupling and process of fabricating the same
US7518912B2 (en) * 2006-08-25 2009-04-14 Powerchip Semiconductor Corp. Multi-level non-volatile memory
US20090039410A1 (en) * 2007-08-06 2009-02-12 Xian Liu Split Gate Non-Volatile Flash Memory Cell Having A Floating Gate, Control Gate, Select Gate And An Erase Gate With An Overhang Over The Floating Gate, Array And Method Of Manufacturing
US7800159B2 (en) * 2007-10-24 2010-09-21 Silicon Storage Technology, Inc. Array of contactless non-volatile memory cells
US8325521B2 (en) * 2010-10-08 2012-12-04 Taiwan Semiconductor Manufacturing Company, Ltd. Structure and inhibited operation of flash memory with split gate
CN102956643A (en) * 2011-08-24 2013-03-06 硅存储技术公司 Non-volatile floating gate storage unit manufacturing method and storage unit manufactured by same
US9123822B2 (en) * 2013-08-02 2015-09-01 Silicon Storage Technology, Inc. Split gate non-volatile flash memory cell having a silicon-metal floating gate and method of making same
US10312248B2 (en) * 2014-11-12 2019-06-04 Silicon Storage Technology, Inc. Virtual ground non-volatile memory array
CN105655338A (en) * 2014-12-04 2016-06-08 联华电子股份有限公司 Non-volatile memory cell and manufacturing method thereof

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030209751A1 (en) * 2001-05-18 2003-11-13 Sandisk Corporation Floating gate memory cells utilizing substrate trenches to scale down their size
US20050012137A1 (en) * 2003-07-18 2005-01-20 Amitay Levi Nonvolatile memory cell having floating gate, control gate and separate erase gate, an array of such memory cells, and method of manufacturing
US8780625B2 (en) 2011-02-10 2014-07-15 Shanghai Huahong Grace Semiconductor Manufacturing Corporation Memory array
US20140203343A1 (en) * 2011-08-31 2014-07-24 Silicon Storage Technology, Inc. Non-volatile Memory Cell Having A Floating Gate And A Coupling Gate With Improved Coupling Ratio Therebetween
US20140126299A1 (en) * 2012-11-07 2014-05-08 Renesas Electronics Corporation Semiconductor device and method of manufacturing the same
US20170012049A1 (en) * 2015-07-10 2017-01-12 Silicon Storage Technology, Inc. Split Gate Non-volatile Memory Cell Having A Floating Gate, Word Line, Erase Gate, And Method Of Manufacturing

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of EP3449486A4

Also Published As

Publication number Publication date
JP2019515495A (en) 2019-06-06
US9972632B2 (en) 2018-05-15
CN107342288B (en) 2020-08-04
EP3982394A1 (en) 2022-04-13
EP3449486A4 (en) 2020-04-15
EP3449486A1 (en) 2019-03-06
KR20180132950A (en) 2018-12-12
JP6656412B2 (en) 2020-03-04
CN107342288A (en) 2017-11-10
KR101992590B1 (en) 2019-06-24
EP3449486B1 (en) 2022-01-26
US20180226421A1 (en) 2018-08-09
US20170317093A1 (en) 2017-11-02
EP3982394B1 (en) 2024-02-14
TWI632669B (en) 2018-08-11
TW201740543A (en) 2017-11-16
US10056398B1 (en) 2018-08-21

Similar Documents

Publication Publication Date Title
US10056398B1 (en) Method of forming split-gate, twin-bit non-volatile memory cell
TWI600144B (en) Split-gate flash memory cell with improved scaling using enhanced lateral control gate to floating gate coupling
KR102305705B1 (en) A method of fabricating a split gate flash memory cell having an erase gate
JP5348824B2 (en) NROM device and manufacturing method thereof
CN113169175A (en) Split-gate nonvolatile memory unit with fin field effect transistor structure, HKMG memory and logic gate and preparation method thereof
CN112074958A (en) Split gate flash memory cell with different insulated gate oxides and method of forming the same
TWI744868B (en) Method of forming split-gate flash memory cell with spacer defined floating gate and discretely formed polysilicon gates
US11621335B2 (en) Method of making split-gate non-volatile memory cells with erase gates disposed over word line gates
US11315635B2 (en) Split-gate, 2-bit non-volatile memory cell with erase gate disposed over word line gate, and method of making same

Legal Events

Date Code Title Description
ENP Entry into the national phase

Ref document number: 2018555757

Country of ref document: JP

Kind code of ref document: A

NENP Non-entry into the national phase

Ref country code: DE

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 17790086

Country of ref document: EP

Kind code of ref document: A1

ENP Entry into the national phase

Ref document number: 20187034585

Country of ref document: KR

Kind code of ref document: A

WWE Wipo information: entry into national phase

Ref document number: 2017790086

Country of ref document: EP

ENP Entry into the national phase

Ref document number: 2017790086

Country of ref document: EP

Effective date: 20181129