WO2017124577A1 - Fgpa-based in-position automatic detection and switching system and method for main and standby boards - Google Patents

Fgpa-based in-position automatic detection and switching system and method for main and standby boards Download PDF

Info

Publication number
WO2017124577A1
WO2017124577A1 PCT/CN2016/072349 CN2016072349W WO2017124577A1 WO 2017124577 A1 WO2017124577 A1 WO 2017124577A1 CN 2016072349 W CN2016072349 W CN 2016072349W WO 2017124577 A1 WO2017124577 A1 WO 2017124577A1
Authority
WO
WIPO (PCT)
Prior art keywords
state
board
waveform
switching
module
Prior art date
Application number
PCT/CN2016/072349
Other languages
French (fr)
Chinese (zh)
Inventor
杨磊
Original Assignee
邦彦技术股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 邦彦技术股份有限公司 filed Critical 邦彦技术股份有限公司
Publication of WO2017124577A1 publication Critical patent/WO2017124577A1/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
    • G06F11/202—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where processing functionality is redundant
    • G06F11/2023—Failover techniques
    • G06F11/2033—Failover techniques switching over of hardware resources
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements

Definitions

  • the invention relates to the field of automatic detection and switching of the active and standby boards in position, and particularly relates to a system and a method for automatically detecting and switching the active and standby boards based on the FPGA.
  • the present invention provides a system and method for automatic detection and switching of active and standby boards based on FPGA, which saves CPU resources, has high integration, flexible mode, fast response speed and fast detection speed. .
  • the system for automatically detecting and switching the main and standby boards in the FPGA based on the features of the system includes: a CPU interface control module, a boot delay module, an automatic detection switching module, an active/standby state control output module, and a waveform generator module.
  • the CPU interface control module realizes that the CPU operates the FPGA internal storage unit through the BUS bus;
  • the boot delay module is used for delay time after the system is powered on
  • the automatic detection switching module calculates the input waveform frequency according to the counting method, thereby determining that the state of the card is mainly standby or not, and outputs the locked state information;
  • the active/standby state control output module is configured to determine the state of the board in the bit state detection module and the state set by the CPU, and feed back the final state to the CPU. Simultaneously controlling the output of the waveform generator;
  • the waveform generator is configured to generate a waveform output of a specific frequency according to an in-position state of the board and a system state parameter configured by the CPU.
  • Another object of the present invention is to provide a method for automatically detecting and switching in-position of a master-slave board based on an FPGA, which is characterized by the following steps:
  • the method for automatically detecting and switching the active/standby board in position based on the FPGA is characterized in that the following steps are included:
  • the preset buffer state frequency waveform is started and sent to the opposite board; when the waveform generator is started, the automatic detection switching module is also activated to detect the waveform received by the board;
  • the automatic detection switching module of the two boards judges the state of the frequency waveform received by the board, thereby switching the working state of the waveform generator;
  • the automatic detection switching module refreshes the working state of the waveform generator to the board working status register for the CPU to query for use.
  • step 6) Return to step 4) to perform real-time detection and query, and update the status of the board in real time.
  • the specific step of configuring the FPGA in the step 1) is: configuring the active/standby switching mode of the card from the manual switching mode to automatically detecting the switching mode, and pre-configuring the working state register of the board. For the slave mode.
  • the automatic detection switching module in the step 3) detects the board by the counting method frequency.
  • the automatic detection switching module in the step 4) determines the state of the frequency waveform received by the board according to the power-on competition mode.
  • the step 4) automatically detecting that the switching module switches the working state of the waveform generator is:
  • the waveform generator's working state remains unchanged.
  • the output of the waveform generator is switched to the main state frequency waveform.
  • the invention relates to a system and a method for automatically detecting and switching the main and standby boards in the FPGA, and the response speed and the detection speed are fast; the CPU resources are saved, the active and standby states are automatically set without the CPU participating; based on the FPGA implementation, the integration High degree, flexible mode, and the active and standby status can also be set by the CPU; the method is simple, and the FPGA logic resources are extremely low.
  • Figure 1 is a flow chart of a preferred embodiment of the present invention
  • FIG. 2 is a flow chart of switching state detection of a card according to a preferred embodiment of the present invention.
  • the system for automatically detecting and switching the main and standby boards based on the FPGA comprising: a CPU interface control module, a boot delay module, an in-position state detecting module, an active/standby state control output module, and a waveform generator module,
  • the CPU interface control module realizes that the CPU operates the FPGA internal storage unit through the BUS bus;
  • the boot delay module is used for delay time after the system is powered on
  • the automatic detection switching module is configured to calculate an input waveform frequency according to a counting method, thereby determining that a state of the card is mainly or not in a position, and outputting the locked state information;
  • the active/standby state control output module is configured to determine the state of the board in the bit state detection module and the state set by the CPU, and feed back the final state to the CPU. Simultaneously controlling the output of the waveform generator;
  • the waveform generator is configured to generate a waveform output of a specific frequency according to an in-position state of the board and a system state parameter configured by the CPU.
  • another object of the embodiment of the present invention is to provide a method for automatically detecting and switching the active and standby boards in the FPGA based on the FPGA, which is characterized by the following steps:
  • the CPU configures the internal mode register and the working status register of the FPGA through the LocalBus bus; configures the active/standby switching mode of the board to be automatically detected by the manual switching mode, and simultaneously sets the working status register of the board. Configured as slave mode.
  • the automatic detection switching module is also activated, and the frequency of the waveform received by the board is counted;
  • the automatic detection switching module of the two boards determines the working state of the waveform generator by judging the state of the frequency waveform received by the board according to the power-on competition mode, if the received frequency waveform is the main card state frequency waveform The waveform generator keeps the working state unchanged. If it is the standby card state frequency waveform or the waveform is not received, the output of the waveform generator is switched to the main state frequency waveform.
  • the automatic detection switching module refreshes the working state of the waveform generator to the board working status register for the CPU to query for use.
  • step 4 The system jumps to step 4 for real-time detection and query to ensure real-time refresh of the board status.

Abstract

Disclosed are an FGPA-based in-position automatic detection and switching system and method for main and standby boards. The system and method achieve a fast response speed and detection speed, saving CPU resources, and automatically configure main and standby states without requiring CPU participation. The system and method can realize a high degree of integration and flexibility by realizing an FPGA, and the main and standby states can be configured via the CPU. The method is simple and consumes very few FPGA logic resources.

Description

基于FPGA的主备板卡在位自动检测及切换的系统及方法  System and method for automatic detection and switching of active and standby boards based on FPGA
技术领域Technical field
本发明涉及主备板卡在位自动检测及切换领域，具体涉及一种基于FPGA的主备板卡在位自动检测及切换的系统及方法。The invention relates to the field of automatic detection and switching of the active and standby boards in position, and particularly relates to a system and a method for automatically detecting and switching the active and standby boards based on the FPGA.
背景技术Background technique
目前许多主备板卡在位自动检测及主备状态切换基于软件实现，在位检测及主备状态切换速度慢且耗费CPU资源。即使主备板卡在位自动检测及主备状态切换基于硬件的实现，方式较单一，不灵活，响应速度慢，且后续功能升级存在很大的局限性。At present, many active and standby boards in-position automatic detection and active/standby state switching are implemented based on software. In-position detection and active/standby state switching are slow and consume CPU resources. Even if the active and standby boards are automatically detected and the active/standby state switching is based on hardware implementation, the method is simple, inflexible, slow in response, and there are significant limitations in subsequent functional upgrades.
发明内容Summary of the invention
为了克服上述现有设备的不足，本发明提供一种基于FPGA的主备板卡在位自动检测及切换的系统及方法，其节省CPU资源，集成度高，方式灵活且响应速度及检测速度快。In order to overcome the deficiencies of the above existing devices, the present invention provides a system and method for automatic detection and switching of active and standby boards based on FPGA, which saves CPU resources, has high integration, flexible mode, fast response speed and fast detection speed. .
为了实现上述目的，本发明采用的技术方案是：In order to achieve the above object, the technical solution adopted by the present invention is:
基于FPGA的主备板卡在位自动检测及切换的系统，其特征在于：包括CPU接口控制模块、开机延时模块、自动检测切换模块、主备状态控制输出模块和波形发生器模块，The system for automatically detecting and switching the main and standby boards in the FPGA based on the features of the system includes: a CPU interface control module, a boot delay module, an automatic detection switching module, an active/standby state control output module, and a waveform generator module.
所述CPU接口控制模块，根据CPU的BUS总线读写时序，实现CPU通过BUS总线操作FPGA内部存储单元；The CPU interface control module, according to the CPU BUS bus read and write timing, realizes that the CPU operates the FPGA internal storage unit through the BUS bus;
所述开机延时模块，用于系统开机后延迟时间；The boot delay module is used for delay time after the system is powered on;
所述自动检测切换模块，根据计数法计算输入的波形频率，从而确定板卡的状态为主为备或者不在位，并将锁定的状态信息输出；The automatic detection switching module calculates the input waveform frequency according to the counting method, thereby determining that the state of the card is mainly standby or not, and outputs the locked state information;
所述主备状态控制输出模块，用于将在位状态检测模块输出的板卡在位状态与CPU所设定的状态进行判定，并将最终的状态反馈给CPU, 同时控制波形发生器的输出；The active/standby state control output module is configured to determine the state of the board in the bit state detection module and the state set by the CPU, and feed back the final state to the CPU. Simultaneously controlling the output of the waveform generator;
所述波形发生器，用于根据板卡的在位状态和CPU配置的系统状态参数产生特定频率的波形输出。The waveform generator is configured to generate a waveform output of a specific frequency according to an in-position state of the board and a system state parameter configured by the CPU.
本发明的另一种目的在于提供一种基于FPGA的主备板卡在位自动检测及切换的方法，其特征在于包括如下步骤：Another object of the present invention is to provide a method for automatically detecting and switching in-position of a master-slave board based on an FPGA, which is characterized by the following steps:
基于FPGA的主备板卡在位自动检测及切换的方法，其特征在于包括如下步骤：The method for automatically detecting and switching the active/standby board in position based on the FPGA is characterized in that the following steps are included:
1） 系统上电后，CPU通过LocalBus总线对FPGA内部的模式寄存器和工作状态寄存器进行配置；1) After the system is powered on, the CPU configures the internal mode register and working status register of the FPGA through the LocalBus bus;
2） 自动检测切换模块延时等待到FPGA内部寄存器配置完毕及波形发生器状态稳定；2) Automatically detect the switching module delay waiting until the FPGA internal register is configured and the waveform generator state is stable;
3） 波形发生器稳定后，启动并发出预先设定的备卡状态频率波形到对端板卡；在启动波形发生器的同时，也启动自动检测切换模块，对本板卡接收到的波形进行检测；3) After the waveform generator is stabilized, the preset buffer state frequency waveform is started and sent to the opposite board; when the waveform generator is started, the automatic detection switching module is also activated to detect the waveform received by the board;
4） 两块板卡的自动检测切换模块对本板卡接收到的频率波形状态进行判断，从而对波形发生器的工作状态进行切换；4) The automatic detection switching module of the two boards judges the state of the frequency waveform received by the board, thereby switching the working state of the waveform generator;
5） 自动检测切换模块将波形发生器的工作状态刷新到板卡工作状态寄存器供CPU查询使用。5) The automatic detection switching module refreshes the working state of the waveform generator to the board working status register for the CPU to query for use.
6） 返回步骤4）进行实时检测查询，对板卡状态的实时刷新。6) Return to step 4) to perform real-time detection and query, and update the status of the board in real time.
作为上述技术方案的改进，所述步骤1）中对FPGA配置的具体步骤为：将板卡的主备切换模式由手动切换模式配置成自动检测切换模式，同时将本板的工作状态寄存器预先配置为从模式。As an improvement of the foregoing technical solution, the specific step of configuring the FPGA in the step 1) is: configuring the active/standby switching mode of the card from the manual switching mode to automatically detecting the switching mode, and pre-configuring the working state register of the board. For the slave mode.
作为上述技术方案的改进，所述步骤3）中所述自动检测切换模块通过计数法频率对本板卡进行检测。As an improvement of the above technical solution, the automatic detection switching module in the step 3) detects the board by the counting method frequency.
作为上述技术方案的改进，所述步骤4）中自动检测切换模块根据上电竞争方式通过对本板卡接收到的频率波形状态进行判断。As an improvement of the above technical solution, the automatic detection switching module in the step 4) determines the state of the frequency waveform received by the board according to the power-on competition mode.
作为上述技术方案的改进，所述步骤4）自动检测切换模块对波形发生器的工作状态进行切换的具体步骤为：As an improvement of the above technical solution, the step 4) automatically detecting that the switching module switches the working state of the waveform generator is:
若接收到的频率波形为主卡状态频率波形，波形发生器工作状态保持不变，If the received frequency waveform is the main card status frequency waveform, the waveform generator's working state remains unchanged.
若接收到的频率波形为备卡状态频率波形或接收不到波形，则将波形发生器的输出切换为主状态频率波形。If the received frequency waveform is the standby card state frequency waveform or the waveform is not received, the output of the waveform generator is switched to the main state frequency waveform.
本发明的有益效果：The beneficial effects of the invention:
本发明一种基于FPGA的主备板卡在位自动检测及切换的系统及方法，通过响应速度及检测速度快；节省CPU的资源，主备状态自动设置而无需CPU参与；基于FPGA实现，集成度高，方式灵活，且主备状态也可通过CPU设置；方法简单，耗费的FPGA逻辑资源极低。The invention relates to a system and a method for automatically detecting and switching the main and standby boards in the FPGA, and the response speed and the detection speed are fast; the CPU resources are saved, the active and standby states are automatically set without the CPU participating; based on the FPGA implementation, the integration High degree, flexible mode, and the active and standby status can also be set by the CPU; the method is simple, and the FPGA logic resources are extremely low.
附图说明DRAWINGS
图1为本发明较佳实施例的流程图；Figure 1 is a flow chart of a preferred embodiment of the present invention;
图2为本发明较佳实施例的板卡状态检测切换流程图。2 is a flow chart of switching state detection of a card according to a preferred embodiment of the present invention.
具体实施方式detailed description
下面结合附图对本发明做进一步详细说明：The present invention will be further described in detail below with reference to the accompanying drawings:
基于FPGA的主备板卡在位自动检测及切换的系统，其特征在于：包括CPU接口控制模块、开机延时模块、在位状态检测模块、主备状态控制输出模块和波形发生器模块，The system for automatically detecting and switching the main and standby boards based on the FPGA, comprising: a CPU interface control module, a boot delay module, an in-position state detecting module, an active/standby state control output module, and a waveform generator module,
所述CPU接口控制模块，根据CPU的BUS总线读写时序，实现CPU通过BUS总线操作FPGA内部存储单元；The CPU interface control module, according to the CPU BUS bus read and write timing, realizes that the CPU operates the FPGA internal storage unit through the BUS bus;
所述开机延时模块，用于系统开机后延迟时间；The boot delay module is used for delay time after the system is powered on;
所述自动检测切换模块，用于根据计数法计算输入的波形频率，从而确定板卡的状态为主或者为备或者不在位，并将锁定的状态信息输出；The automatic detection switching module is configured to calculate an input waveform frequency according to a counting method, thereby determining that a state of the card is mainly or not in a position, and outputting the locked state information;
所述主备状态控制输出模块，用于将在位状态检测模块输出的板卡在位状态与CPU所设定的状态进行判定，并将最终的状态反馈给CPU, 同时控制波形发生器的输出；The active/standby state control output module is configured to determine the state of the board in the bit state detection module and the state set by the CPU, and feed back the final state to the CPU. Simultaneously controlling the output of the waveform generator;
所述波形发生器，用于根据板卡的在位状态和CPU配置的系统状态参数产生特定频率的波形输出。The waveform generator is configured to generate a waveform output of a specific frequency according to an in-position state of the board and a system state parameter configured by the CPU.
参考图1和图2，本发明实施例另外一个目的在于提供一种基于FPGA的主备板卡在位自动检测及切换的方法，其特征在于包括如下步骤：Referring to FIG. 1 and FIG. 2, another object of the embodiment of the present invention is to provide a method for automatically detecting and switching the active and standby boards in the FPGA based on the FPGA, which is characterized by the following steps:
1） 系统上电后，CPU通过LocalBus总线对FPGA内部的模式寄存器和工作状态寄存器进行配置；将板卡的主备切换模式由手动切换模式配置成自动检测切换模式，同时将本板的工作状态寄存器预先配置为从模式。1) After the system is powered on, the CPU configures the internal mode register and the working status register of the FPGA through the LocalBus bus; configures the active/standby switching mode of the board to be automatically detected by the manual switching mode, and simultaneously sets the working status register of the board. Configured as slave mode.
2） 系统开机上电后，自动检测切换模块延时等待至 FPGA内部寄存器配置完毕，及波形发生器状态稳定；2) After the system is powered on, it automatically detects the delay of the switching module until the FPGA internal register is configured, and the waveform generator is stable.
3） 波形发生器稳定后，启动并发出预先设定的备卡状态频率波形到对端板卡；3) After the waveform generator is stable, start and send the preset standby card state frequency waveform to the opposite end card;
4） 在启动波形发生器的同时，也启动自动检测切换模块，对本板卡接收到的波形进行计数法频率检测；4) At the same time as starting the waveform generator, the automatic detection switching module is also activated, and the frequency of the waveform received by the board is counted;
5） 两块板卡的自动检测切换模块根据上电竞争方式通过对本板卡接收到的频率波形状态进行判断，从而对波形发生器的工作状态进行切换，如果接收到的频率波形为主卡状态频率波形，波形发生器工作状态保持不变，如果为备卡状态频率波形或接收不到波形，则将波形发生器的输出切换为主状态频率波形。5) The automatic detection switching module of the two boards determines the working state of the waveform generator by judging the state of the frequency waveform received by the board according to the power-on competition mode, if the received frequency waveform is the main card state frequency waveform The waveform generator keeps the working state unchanged. If it is the standby card state frequency waveform or the waveform is not received, the output of the waveform generator is switched to the main state frequency waveform.
6） 自动检测切换模块将波形发生器的工作状态刷新到板卡工作状态寄存器供CPU查询使用。6) The automatic detection switching module refreshes the working state of the waveform generator to the board working status register for the CPU to query for use.
7） 系统跳转到第4步进行实时检测查询，保证板卡状态的实时刷新。7) The system jumps to step 4 for real-time detection and query to ensure real-time refresh of the board status.
以上是对本发明的较佳实施进行了具体说明，但本发明创造并不限于所述实施例，熟悉本领域的技术人员在不违背本发明精神的前提下还可作出种种的等同变型或替换，这些等同的变型或替换均包含在本申请权利要求所限定的范围内。The above is a detailed description of the preferred embodiments of the present invention, but the present invention is not limited to the embodiments, and various equivalent modifications or substitutions can be made by those skilled in the art without departing from the spirit of the invention. These equivalent variations or alternatives are intended to be included within the scope of the claims.

Claims (6)

  1. 基于FPGA的主备板卡在位自动检测及切换的系统，其特征在于：包括CPU接口控制模块、开机延时模块、自动检测切换模块、主备状态控制输出模块和波形发生器模块， The system for automatically detecting and switching the main and standby boards in the FPGA based on the features of the system includes: a CPU interface control module, a boot delay module, an automatic detection switching module, an active/standby state control output module, and a waveform generator module.
    所述CPU接口控制模块，根据CPU的LocalBus总线读写时序，实现CPU通过LocalBus总线操作FPGA内部存储单元；The CPU interface control module reads and writes the timing according to the LocalBus bus of the CPU, and realizes that the CPU operates the internal storage unit of the FPGA through the LocalBus bus;
    所述开机延时模块，用于系统开机后延迟时间；The boot delay module is used for delay time after the system is powered on;
    所述自动检测切换模块，用于根据计数法计算输入的波形频率，从而确定板卡的状态为主或者为备或者不在位，并将锁定的状态信息输出；The automatic detection switching module is configured to calculate an input waveform frequency according to a counting method, thereby determining that a state of the card is mainly or not in a position, and outputting the locked state information;
    所述主备状态控制输出模块，用于将在位状态检测模块输出的板卡在位状态与CPU所设定的状态进行判定，并将最终的状态反馈给CPU, 同时控制波形发生器的输出；The active/standby state control output module is configured to determine the state of the board in the bit state detection module and the state set by the CPU, and feed back the final state to the CPU. Simultaneously controlling the output of the waveform generator;
    所述波形发生器，用于根据板卡的状态和CPU配置的系统状态参数产生特定频率的波形输出。 The waveform generator is configured to generate a waveform output of a specific frequency according to a state of the board and a system state parameter configured by the CPU.
  2. 基于FPGA的主备板卡在位自动检测及切换的方法，其特征在于包括如下步骤：The method for automatically detecting and switching the active/standby board in position based on the FPGA is characterized in that the following steps are included:
    1） 系统上电后，CPU通过LocalBus总线对FPGA内部的模式寄存器和工作状态寄存器进行配置；1) After the system is powered on, the CPU configures the internal mode register and working status register of the FPGA through the LocalBus bus.
    2） 自动检测切换模块延时等待到FPGA内部寄存器配置完毕及波形发生器状态稳定；2) Automatically detect the switching module delay waiting until the FPGA internal register is configured and the waveform generator state is stable;
    3） 波形发生器稳定后，启动并发出预先设定的备卡状态频率波形到对端板卡；在启动波形发生器的同时，也启动自动检测切换模块，对本板卡接收到的波形进行检测；3) After the waveform generator is stabilized, the preset buffer state frequency waveform is started and sent to the opposite board; when the waveform generator is started, the automatic detection switching module is also activated to detect the waveform received by the board;
    4） 两块板卡的自动检测切换模块对本板卡接收到的频率波形状态进行判断，从而对波形发生器的工作状态进行切换；4) The automatic detection switching module of the two boards judges the state of the frequency waveform received by the board, thereby switching the working state of the waveform generator;
    5） 自动检测切换模块将波形发生器的工作状态刷新到板卡工作状态寄存器供CPU查询使用；5) The automatic detection switching module refreshes the working state of the waveform generator to the board working status register for the CPU to query and use;
    6） 返回步骤4）进行实时检测查询，对板卡状态的实时刷新。6) Return to step 4) to perform real-time detection and query, and update the status of the board in real time.
  3. 根据权利要求2所述的基于FPGA的主备板卡在位自动检测及切换的方法，其特征在于：所述步骤1）中对FPGA配置的具体步骤为：将板卡的主备切换模式由手动切换模式配置成自动检测切换模式，同时将本板的工作状态寄存器预先配置为从模式。The method for automatically detecting and switching the FPGA-based active/standby board in position according to claim 2, wherein the specific step of configuring the FPGA in the step 1) is: setting the active/standby switching mode of the board by The manual switching mode is configured to automatically detect the switching mode while pre-configuring the board's operating status register to the slave mode.
  4. 根据权利要求2所述的基于FPGA的主备板卡在位自动检测及切换的方法，其特征在于：所述步骤3）中所述自动检测切换模块通过计数法频率对本板卡进行检测。The method for automatic detection and switching of the active/standby board based on the FPGA according to claim 2, wherein the automatic detection switching module in the step 3) detects the board by the counting method frequency.
  5. 根据权利要求2所述的基于FPGA的主备板卡在位自动检测及切换的方法，其特征在于：所述步骤4）中自动检测切换模块根据上电竞争方式通过对本板卡接收到的频率波形状态进行判断。The method for automatically detecting and switching the in-position of the active/standby board based on the FPGA according to claim 2, wherein: in the step 4), the automatic detection switching module receives the frequency received by the board according to the power-on competition mode. The waveform status is judged.
  6. 根据权利要求2所述的基于FPGA的主备板卡在位自动检测及切换的方法，其特征在于：所述步骤4）中自动检测切换模块对波形发生器的工作状态进行切换的具体步骤为：The method for automatically detecting and switching the active/standby board in the FPGA according to claim 2, wherein the step of automatically detecting the switching module to switch the working state of the waveform generator in the step 4) is: :
    若接收到的频率波形为主卡状态频率波形，波形发生器工作状态保持不变；If the received frequency waveform is the main card state frequency waveform, the waveform generator working state remains unchanged;
    若接收到的频率波形为备卡状态频率波形或接收不到波形，则将波形发生器的输出切换为主状态频率波形。 If the received frequency waveform is the standby card state frequency waveform or the waveform is not received, the output of the waveform generator is switched to the main state frequency waveform.
PCT/CN2016/072349 2016-01-20 2016-01-27 Fgpa-based in-position automatic detection and switching system and method for main and standby boards WO2017124577A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201610038444.3 2016-01-20
CN201610038444.3A CN105718337B (en) 2016-01-20 2016-01-20 FPGA-based system and method for automatically detecting and switching master and standby board cards in place

Publications (1)

Publication Number Publication Date
WO2017124577A1 true WO2017124577A1 (en) 2017-07-27

Family

ID=56147956

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2016/072349 WO2017124577A1 (en) 2016-01-20 2016-01-27 Fgpa-based in-position automatic detection and switching system and method for main and standby boards

Country Status (2)

Country Link
CN (1) CN105718337B (en)
WO (1) WO2017124577A1 (en)

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108390763A (en) * 2018-03-06 2018-08-10 深圳市巨联高科技有限公司 PoE interchangers, internet protocol camera system and its automatic testing method
CN111061677A (en) * 2019-12-26 2020-04-24 杭州迪普科技股份有限公司 FPGA configuration method and device and FPGA device
CN111082511A (en) * 2019-12-31 2020-04-28 深圳市核达中远通电源技术股份有限公司 Power supply structure with automatic main/standby competition and rapid switching and implementation method
WO2020103645A1 (en) * 2018-11-23 2020-05-28 中兴通讯股份有限公司 Single board main and standby control method, apparatus, device and readable storage medium
CN112260393A (en) * 2020-10-20 2021-01-22 新誉庞巴迪信号系统有限公司 Automatic switching circuit and method for cold standby redundancy system
CN113038299A (en) * 2021-03-02 2021-06-25 深圳市信锐网科技术有限公司 Switch, configuration method, control method and storage medium
CN114048066A (en) * 2021-10-21 2022-02-15 北京航天晨信科技有限责任公司 Board card depth information intelligent management method based on GUID (globally unique identifier)
CN114115053A (en) * 2021-11-30 2022-03-01 之江实验室 Method for confirming and switching master-standby mode between arbitration modules in mimicry industrial controller

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107025203B (en) * 2017-03-31 2020-09-25 新华三技术有限公司 First board card, second board card and equipment
CN107070731B (en) * 2017-06-22 2020-02-18 迈普通信技术股份有限公司 Master-slave arbitration method and system
CN107908520A (en) * 2017-11-09 2018-04-13 安徽皖通邮电股份有限公司 A kind of method of logic lighting monitoring LOCALBUS access frequencys
CN112684734B (en) * 2020-12-10 2022-04-22 浪潮电子信息产业股份有限公司 Network card NCSI function self-adaptive system, method and integrated chip
CN114385254A (en) * 2021-12-27 2022-04-22 四川华鲲振宇智能科技有限责任公司 Dual-control master-slave switching implementation method based on VPX architecture

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2006007785A1 (en) * 2004-07-23 2006-01-26 Huawei Technologies Co., Ltd. Master-spare converting control circuit and method thereof
CN103744755A (en) * 2014-01-08 2014-04-23 烽火通信科技股份有限公司 Implement system for primary and standby veneer single port shared protection and method thereof
CN104468210A (en) * 2014-12-01 2015-03-25 国家计算机网络与信息安全管理中心 Quick main and standby switching control method
CN104678817A (en) * 2013-11-28 2015-06-03 中国航空工业集团公司航空动力控制系统研究所 Dual-channel host-standby logic switching circuit for digital electronic controller of aircraft engine

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6052107A (en) * 1997-06-18 2000-04-18 Hewlett-Packard Company Method and apparatus for displaying graticule window data on a computer screen
CN1767384B (en) * 2005-08-22 2010-04-28 华南理工大学 Arbitrary waveform composite signal generator and signal generating method
CN101431399A (en) * 2007-11-07 2009-05-13 中兴通讯股份有限公司 Method for confirming in-position of service board

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2006007785A1 (en) * 2004-07-23 2006-01-26 Huawei Technologies Co., Ltd. Master-spare converting control circuit and method thereof
CN104678817A (en) * 2013-11-28 2015-06-03 中国航空工业集团公司航空动力控制系统研究所 Dual-channel host-standby logic switching circuit for digital electronic controller of aircraft engine
CN103744755A (en) * 2014-01-08 2014-04-23 烽火通信科技股份有限公司 Implement system for primary and standby veneer single port shared protection and method thereof
CN104468210A (en) * 2014-12-01 2015-03-25 国家计算机网络与信息安全管理中心 Quick main and standby switching control method

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
TAN, YU ET AL.: "Design and Implementation of Main/Standby Switch Circuit Based on FPGA", VIDEO ENGINEERING, vol. 38, no. 11, 30 November 2014 (2014-11-30), pages 82, ISSN: 1002-8692 *

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108390763A (en) * 2018-03-06 2018-08-10 深圳市巨联高科技有限公司 PoE interchangers, internet protocol camera system and its automatic testing method
WO2020103645A1 (en) * 2018-11-23 2020-05-28 中兴通讯股份有限公司 Single board main and standby control method, apparatus, device and readable storage medium
CN111061677A (en) * 2019-12-26 2020-04-24 杭州迪普科技股份有限公司 FPGA configuration method and device and FPGA device
CN111061677B (en) * 2019-12-26 2023-01-24 杭州迪普科技股份有限公司 FPGA configuration method and device and FPGA device
CN111082511A (en) * 2019-12-31 2020-04-28 深圳市核达中远通电源技术股份有限公司 Power supply structure with automatic main/standby competition and rapid switching and implementation method
CN112260393A (en) * 2020-10-20 2021-01-22 新誉庞巴迪信号系统有限公司 Automatic switching circuit and method for cold standby redundancy system
CN112260393B (en) * 2020-10-20 2022-06-17 新誉庞巴迪信号系统有限公司 Automatic switching circuit and method for cold standby redundancy system
CN113038299A (en) * 2021-03-02 2021-06-25 深圳市信锐网科技术有限公司 Switch, configuration method, control method and storage medium
CN114048066A (en) * 2021-10-21 2022-02-15 北京航天晨信科技有限责任公司 Board card depth information intelligent management method based on GUID (globally unique identifier)
CN114115053A (en) * 2021-11-30 2022-03-01 之江实验室 Method for confirming and switching master-standby mode between arbitration modules in mimicry industrial controller

Also Published As

Publication number Publication date
CN105718337B (en) 2019-02-05
CN105718337A (en) 2016-06-29

Similar Documents

Publication Publication Date Title
WO2017124577A1 (en) Fgpa-based in-position automatic detection and switching system and method for main and standby boards
US8627132B2 (en) Autonomous multi-device event synchronization and sequencing technique eliminating master and slave assignments
US7639764B2 (en) Method and apparatus for synchronizing data between different clock domains in a memory controller
US11467892B2 (en) Inter-processor communication
US8018784B2 (en) Semiconductor device and data processor
JP2002543728A (en) Sleep mode activation of slave device
JP2018506188A (en) Integrated system with split power rails for independent power domains and logic circuits and memory
CN109302766B (en) Low-power-consumption pin multiplexing control system and control method thereof
US8010818B2 (en) Power efficient method for controlling an oscillator in a low power synchronous system with an asynchronous I2C bus
JP2005515546A (en) Low power bus interface
US20120173909A1 (en) Controlling auxiliary power to logic devices
JP2018514873A (en) Communication between integrated circuits
US9733690B2 (en) Communication device which decreases power comsumption by powering off unused functions when device is inactive
CN111884498A (en) Power-down time sequence control circuit and method for multi-channel power supply of indoor distribution system
JP2015507288A (en) Time base peripherals
WO2020134948A1 (en) Control circuit and display device
WO2016119582A1 (en) Second screen terminal and communication system having second screen terminal
TWI464414B (en) A light load current detection system
US10460772B2 (en) Semiconductor device
JP2011008698A5 (en) Microcomputer
US20150186113A1 (en) Data transfer between clock domains
US10042406B2 (en) Semiconductor device
TWI505074B (en) Micro-controller reset system and reset method thereof
TWI408544B (en) Electronic apparatus and power control module thereof
TWI740764B (en) Signal generation circuit and operation system

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 16885850

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 16885850

Country of ref document: EP

Kind code of ref document: A1