WO2017067100A1 - 一种智能终端双屏显示装置 - Google Patents
一种智能终端双屏显示装置 Download PDFInfo
- Publication number
- WO2017067100A1 WO2017067100A1 PCT/CN2016/070765 CN2016070765W WO2017067100A1 WO 2017067100 A1 WO2017067100 A1 WO 2017067100A1 CN 2016070765 W CN2016070765 W CN 2016070765W WO 2017067100 A1 WO2017067100 A1 WO 2017067100A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- interface
- display
- control chip
- control
- switch signal
- Prior art date
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/14—Digital output to display device ; Cooperation and interconnection of the display device with other functional units
Definitions
- the utility model relates to the field of expanding display screens, in particular to a dual-screen display device for intelligent terminals.
- the technical problem mainly solved by the utility model is to provide a dual-screen display device of the intelligent terminal, which realizes the connection and independent control function of the extended display through the high-definition digital display interface and the embedded control chip.
- a technical solution adopted by the present invention is to provide a dual-screen display device for an intelligent terminal, comprising: a CPU processor, an embedded control chip, a main screen control chip, and a sub-screen control chip, and the CPU processes
- the device is provided with a high-definition digital display interface, an embedded display interface, a main screen control chip signal pin and a main screen control chip control port, and the embedded control chip is provided with a sub-screen control chip signal pin and a sub-screen control chip control port.
- the embedded control chip is electrically connected to the CPU processor;
- the main screen control chip is provided with an embedded display signal input interface and a first display control interface, the embedded display signal input interface is electrically connected to the embedded display interface, and the first display control interface and the main screen control
- the chip signal pins are electrically connected, and the control ends of the first display control interface are respectively electrically connected to the main screen control chip control ports;
- the secondary screen control chip is provided with a display signal input interface and a second display control interface, the display signal input interface is electrically connected to the high-definition digital display interface, and the second display control interface and the secondary screen control chip signal
- the pins are electrically connected, and the control ends of the second display control interface are respectively connected to the sub-screen control chip control ports.
- the main screen control chip signal pin includes a first power switch signal pin, a first backlight switch signal pin, and a first brightness adjustment signal pin.
- the first display control interface includes a first power switch signal interface, a first backlight switch signal interface, and a first brightness adjustment signal interface.
- the first power switch signal pin of the CPU processor is electrically connected to the first power switch signal interface of the main screen control chip, and the first backlight switch signal pin is The first backlight switch signal interface is electrically connected, and the first brightness adjustment signal pin is electrically connected to the first brightness adjustment signal interface.
- the second display control interface includes a second power switch signal interface, a second backlight switch signal interface, and a second brightness adjustment signal interface.
- the secondary screen control chip signal pin includes a second power switch signal pin, a second backlight switch signal pin, and a second brightness adjustment signal pin.
- the second power switch signal pin of the embedded control chip is electrically connected to the second power switch signal interface of the secondary control chip, and the second backlight switch signal is The foot is electrically connected to the second backlight switch signal interface, and the second brightness adjustment signal pin is electrically connected to the second brightness adjustment signal interface.
- the main screen control chip control port includes a port for "Win” + "P” key output.
- the secondary screen control chip control port is a GPIO port or a PWM port.
- the embedded display signal input interface and the display signal input interface are both eDP bus interfaces.
- the utility model has the beneficial effects that the dual-screen display device of the intelligent terminal realizes the function of independently controlling the extended display through the high-definition digital display interface and the data connection between the embedded control chip and the extended display, and overcomes the traditional intelligent terminal in the external connection.
- FIG. 1 is a schematic block diagram of a dual-screen display device for a smart terminal according to the present invention.
- the dual-screen display device of the smart terminal of the present invention comprises: a CPU processor 1 , an EC (EMBEDDED CONTROLLER embedded control) chip 4 , a main screen control chip 2 and a secondary screen control chip 3 , and the CPU processor 1
- the DP interface DisplayPort high-definition digital display interface
- the eDP (embedded display port) interface the main screen control chip 2 signal pin and the main screen control chip 2 control port
- the EC chip 4 is provided with a sub-screen control chip.
- 3 signal pins and a sub-screen control chip 3 control port, the EC chip 4 is electrically connected to the CPU processor 1;
- the main screen control chip 2 is provided with an embedded display signal input interface and a first display control interface, and the embedded display signal input interface is electrically connected to the eDP interface through an eDP bus (1a), the first display control interface Electrically connecting with the signal pin of the main screen control chip 2, and the control end of the first display control interface is electrically connected to the control port of the main screen control chip 2;
- the secondary display control chip 3 is provided with a display signal input interface and a second display control interface, and the display signal input interface is electrically connected to the DP interface through an eDP bus (2a), the second display control interface and the The signal terminals of the secondary control chip 3 are electrically connected, and the control terminals of the second display control interface are respectively connected to the control ports of the secondary control chip 3.
- the main screen control chip 2 signal pin includes a first power switch signal PCH_ENVDD (1b) pin, a first backlight switch signal PCH_ENBKL (1c) pin and a first brightness adjustment signal PCH_EDP_PWM (1d) pin.
- the main screen control chip 2 signal interface includes a first power switch signal PCH_ENVDD (1b) interface, a first backlight switch signal PCH_ENBKL (1c) interface, and a first brightness adjustment signal PCH_EDP_PWM (1d) interface.
- the first power switch signal PCH_ENVDD (1b), the first backlight switch signal PCH_ENBKL (1c), and the first brightness adjustment signal PCH_EDP_PWM (1d) of the main screen control chip 2 are respectively connected to the signal Pin of the CPU processor 1;
- the first power switch signal PCH_ENVDD (1b) pin of the CPU processor 1 is electrically connected to the first power switch signal PCH_ENVDD (1b) of the main screen control chip 2, and the first backlight switch signal PCH_ENBKL (1c) pin
- the interface is electrically connected to the first backlight switch signal PCH_ENBKL(1c), and the first brightness adjustment signal PCH_EDP_PWM(1d) pin is electrically connected to the first brightness adjustment signal PCH_EDP_PWM(1d).
- the secondary screen control chip 3 signal interface includes a second power switch signal PCH_ENVDD (2b) interface, a second backlight switch signal PCH_ENBKL (2c) interface, and a second brightness adjustment signal PCH_EDP_PWM (2d) interface.
- the sub-screen control chip 3 signal pin includes a second power switch signal PCH_ENVDD (2b) pin, a second backlight switch signal PCH_ENBKL (2c) pin, and a second brightness adjustment signal PCH_EDP_PWM (2d) pin.
- the second power switch signal PCH_ENVDD (2b), the second backlight switch signal PCH_ENBKL (2c), and the second brightness adjustment signal PCH_EDP_PWM (2d) of the secondary control chip 3 are controlled by the GPIO or PWM signal corresponding to the EC chip 4.
- the second power switch signal PCH_ENVDD (2b) pin of the EC chip 4 is electrically connected to the second power switch signal PCH_ENVDD (2b) of the secondary control chip 3, and the second backlight switch signal PCH_ENBKL (2c) a pin is electrically connected to the second backlight switch signal PCH_ENBKL (2c), the second brightness adjustment signal PCH_EDP_PWM (2d) pin and the second brightness adjustment
- the signal PCH_EDP_PWM (2d) interface is electrically connected.
- the main screen control chip 2 control port includes a port for "Win” + "P” key output, and the "Win” + “P” key is used by the Windows 8.1 system.
- the power, backlight switch and brightness adjustment portion of the main screen control chip 2 are respectively implemented by an Intel GOP driver.
- the power supply, the backlight switch, and the brightness adjustment portion of the sub-screen control chip 3 are controlled by the EC chip 4.
- the control port of the sub-screen control chip 3 is a GPIO port or a PWM port, and the EC chip 4 pairs the second power switch signal PCH_ENVDD (2b) and the second backlight switch signal PCH_ENBKL of the sub-screen control chip 3 through a GPIO port or a PWM port. (2c) and the second brightness adjustment signal PCH_EDP_PWM (2d) are separately controlled and adjusted.
- the present invention only needs to use the high-definition digital display interface and the embedded control chip in the terminal of the mainstream CPU respectively External expansion display operation can be performed by connecting the corresponding interface or pin of the extended display;
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Human Computer Interaction (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
Description
Claims (10)
- 一种智能终端双屏显示装置,其特征在于,包括:CPU处理器、嵌入式控制芯片、主屏控制芯片和副屏控制芯片,所述CPU处理器设置有高清数字显示接口、嵌入式显示接口、主屏控制芯片信号引脚和主屏控制芯片控制端口,所述嵌入式控制芯片设置有副屏控制芯片信号引脚和副屏控制芯片控制端口,所述嵌入式控制芯片与所述CPU处理器电连接;所述主屏控制芯片设置有嵌入式显示信号输入接口和第一显示控制接口,所述嵌入式显示信号输入接口与所述嵌入式显示接口电连接,所述第一显示控制接口与所述主屏控制芯片信号引脚电连接,所述第一显示控制接口的控制端分别与主屏控制芯片控制端口电连接;所述副屏控制芯片设置有显示信号输入接口和第二显示控制接口,所述显示信号输入接口与所述高清数字显示接口电连接,所述第二显示控制接口与所述副屏控制芯片信号引脚电连接,所述第二显示控制接口的控制端分别与所述副屏控制芯片控制端口相互对应连接。
- 根据权利要求1所述一种智能终端双屏显示装置,其特征在于,所述主屏控制芯片信号引脚包括第一电源开关信号引脚、第一背光开关信号引脚和第一亮度调节信号引脚。
- 根据权利要求1所述一种智能终端双屏显示装置,其特征在于,所述第一显示控制接口包括第一电源开关信号接口、第一背光开关信号接口和第一亮度调节信号接口。
- 根据权利要求1至3任一所述的一种智能终端双屏显示装置,其特征在于,所述CPU处理器的第一电源开关信号引脚与所述主屏控制芯片的第一电源开关信号接口电连接,所述第一背光开关信号引脚与所述第一背光开关信号接口电 连接,所述第一亮度调节信号引脚与所述第一亮度调节信号接口电连接。
- 根据权利要求1所述一种智能终端双屏显示装置,其特征在于,所述第二显示控制接口包括第二电源开关信号接口、第二背光开关信号接口和第二亮度调节信号接口。
- 根据权利要求1所述一种智能终端双屏显示装置,其特征在于,所述副屏控制芯片信号引脚包括第二电源开关信号引脚、第二背光开关信号引脚和第二亮度调节信号引脚。
- 根据权利要求5或6所述的一种智能终端双屏显示装置,其特征在于,所述嵌入式控制芯片的第二电源开关信号引脚与所述副屏控制芯片的第二电源开关信号接口电连接,所述第二背光开关信号引脚与所述第二背光开关信号接口电连接,所述第二亮度调节信号引脚与所述第二亮度调节信号接口电连接。
- 根据权利要求1所述一种智能终端双屏显示装置,其特征在于,所述主屏控制芯片控制端口包括“Win”+“P”键输出的端口。
- 根据权利要求1所述一种智能终端双屏显示装置,其特征在于,所述副屏控制芯片控制端口为GPIO端口或PWM端口。
- 根据权利要求1所述一种智能终端双屏显示装置,其特征在于,所述嵌入式显示信号输入接口和显示信号输入接口均为eDP总线接口。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201520806523.5 | 2015-10-19 | ||
CN201520806523.5U CN205318363U (zh) | 2015-10-19 | 2015-10-19 | 一种智能终端双屏显示装置 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2017067100A1 true WO2017067100A1 (zh) | 2017-04-27 |
Family
ID=56188159
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/CN2016/070765 WO2017067100A1 (zh) | 2015-10-19 | 2016-01-13 | 一种智能终端双屏显示装置 |
Country Status (2)
Country | Link |
---|---|
CN (1) | CN205318363U (zh) |
WO (1) | WO2017067100A1 (zh) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109426426A (zh) * | 2017-08-23 | 2019-03-05 | 福建宸为科技有限公司 | 一种多触摸区的触摸屏 |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN106657842B (zh) * | 2017-01-06 | 2019-08-20 | 北京康力优蓝机器人科技有限公司 | 双屏显示方法及系统 |
CN107832028A (zh) * | 2017-10-18 | 2018-03-23 | 上海龙旗科技股份有限公司 | 多屏显示系统及方法 |
EP4068074A4 (en) | 2019-11-29 | 2023-05-24 | BOE Technology Group Co., Ltd. | DISPLAY DEVICE AND ITS CONTROL METHOD |
CN114415996A (zh) * | 2021-12-13 | 2022-04-29 | 西安广和通无线软件有限公司 | 双屏显示装置及方法 |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070239920A1 (en) * | 2006-04-05 | 2007-10-11 | Portalplayer, Inc. | Method and system for communication between a secondary processor and an auxiliary display subsystem of a notebook |
CN203673582U (zh) * | 2014-01-06 | 2014-06-25 | 青岛海信智能商用系统有限公司 | 一种双屏显示接口电路及pos机 |
CN204679910U (zh) * | 2015-06-08 | 2015-09-30 | 深圳市微客信息科技有限公司 | 一种带双屏可同显或异显的智能终端 |
-
2015
- 2015-10-19 CN CN201520806523.5U patent/CN205318363U/zh active Active
-
2016
- 2016-01-13 WO PCT/CN2016/070765 patent/WO2017067100A1/zh active Application Filing
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070239920A1 (en) * | 2006-04-05 | 2007-10-11 | Portalplayer, Inc. | Method and system for communication between a secondary processor and an auxiliary display subsystem of a notebook |
CN203673582U (zh) * | 2014-01-06 | 2014-06-25 | 青岛海信智能商用系统有限公司 | 一种双屏显示接口电路及pos机 |
CN204679910U (zh) * | 2015-06-08 | 2015-09-30 | 深圳市微客信息科技有限公司 | 一种带双屏可同显或异显的智能终端 |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109426426A (zh) * | 2017-08-23 | 2019-03-05 | 福建宸为科技有限公司 | 一种多触摸区的触摸屏 |
Also Published As
Publication number | Publication date |
---|---|
CN205318363U (zh) | 2016-06-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2017067100A1 (zh) | 一种智能终端双屏显示装置 | |
US8352660B2 (en) | Portable computer capable of connecting discrete graphics card to PCIe controller by combination switch | |
CN208207667U (zh) | 一种可作为其他电脑的显示器使用的一体机 | |
CN201886419U (zh) | 一种基于osd芯片的kvm装置 | |
CN104461414A (zh) | 多屏显示控制终端和方法 | |
KR20200001747U (ko) | 멀티 type-c 풀기능 인터페이스를 구비하는 디스플레이 구동보드 | |
CN204350147U (zh) | 混合视频控制装置和显示设备 | |
CN102385421A (zh) | 一种显示器中集成kvm的结构 | |
US20110260979A1 (en) | Computer system complying with ddc/ci protocol | |
EP3454224B1 (en) | Mobile computing device and method of transmitting data therefrom | |
WO2020143794A1 (zh) | 显示控制系统和显示装置 | |
US20240028543A1 (en) | Control circuit of blind-mating display having two type-c interfaces, control device thereof, and control method thereof | |
CN101630181A (zh) | 具摄像头的电脑显示器 | |
CN106887781A (zh) | 一种集成式接口及集成多接口的转接装置 | |
US9529386B2 (en) | Information processing apparatus, docking station, and external display control method | |
CN211293934U (zh) | 一种多信号显示功能的一体电脑 | |
CN201262742Y (zh) | 一种计算机 | |
CN207541918U (zh) | 一种高分辨率液晶显示驱动板 | |
CN202551076U (zh) | 显示装置及其转换装置 | |
CN205247872U (zh) | 一种集成化的液晶拼接屏 | |
CN105242591B (zh) | 一种输入输出接口合并系统 | |
CN202145307U (zh) | Dvi-i高分辨率多路选择控制板 | |
CN207924572U (zh) | 一种待机供电电路及智能交互平板 | |
US20090073146A1 (en) | Interface device and display device using the same | |
CN211454524U (zh) | 一种显示系统 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 16856548 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 16856548 Country of ref document: EP Kind code of ref document: A1 |
|
32PN | Ep: public notification in the ep bulletin as address of the adressee cannot be established |
Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205A DATED 26/09/18) |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 16856548 Country of ref document: EP Kind code of ref document: A1 |