WO2017004856A1 - Panneau d'affichage, et circuit de pixel pour panneau d'affichage - Google Patents

Panneau d'affichage, et circuit de pixel pour panneau d'affichage Download PDF

Info

Publication number
WO2017004856A1
WO2017004856A1 PCT/CN2015/085342 CN2015085342W WO2017004856A1 WO 2017004856 A1 WO2017004856 A1 WO 2017004856A1 CN 2015085342 W CN2015085342 W CN 2015085342W WO 2017004856 A1 WO2017004856 A1 WO 2017004856A1
Authority
WO
WIPO (PCT)
Prior art keywords
pixel unit
color sub
capacitance value
liquid crystal
pixel
Prior art date
Application number
PCT/CN2015/085342
Other languages
English (en)
Chinese (zh)
Inventor
陈彩琴
Original Assignee
武汉华星光电技术有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 武汉华星光电技术有限公司 filed Critical 武汉华星光电技术有限公司
Publication of WO2017004856A1 publication Critical patent/WO2017004856A1/fr

Links

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals

Definitions

  • the present invention relates to the field of display panels, and more particularly to a display panel having a special pixel circuit.
  • FIG. 1 shows a schematic diagram of a display panel 100 in the prior art.
  • the display panel 100 includes a plurality of scan lines (gate Line)102s and several data lines (data Line) 102d, a plurality of scan lines 102s and a plurality of data lines 102d are interleaved to form a plurality of pixel units 104.
  • Each of the pixel units 104 includes three sub-pixel units 106 (a red sub-pixel unit R, a green sub-pixel unit G, and a blue sub-pixel unit B), each of the sub-pixel units 106 is provided with a thin film transistor 110 and the thin film transistor 110 is connected Pixel electrode 108.
  • each sub-pixel unit 106 is controlled by one scan line 102s and one data line 102d. That is, when the resolution of the display panel 100 is MxN, the display panel 100 must be provided with M strips. Scan line 102s and 3N data lines 102d. However, for a small-sized display panel, in order to increase the resolution of the display panel, a design in which a plurality of demultiplexers (demux) are connected to the data driver is employed to increase the number of pixel units in a limited space. .
  • the display panel 200 includes a data driver 210, a gate driver 220, a demultiplexer unit 230, and a pixel circuit 240.
  • the demultiplexer unit 230 has a plurality of demultiplexers 232, and the data driver 210 transmits drive signals to each demultiplexer through a plurality of main data lines (Dn, Dn+1...) 212, respectively. 232.
  • the demultiplexer 232 includes a first switch SW1, a second switch SW2, and a third switch SW3 for respectively responding to a first control signal Remux(R) and a second control signal Remux(G) input from the outside thereof And a third control signal Remux(B), and sequentially apply the driving signals received from the corresponding main data lines 212 to the three sub-data lines (S1, S2, S3) 234.
  • the pixel circuit 240 includes the plurality of sub-data lines 234 and a plurality of scan lines (Gn, Gn+1...) 222 connected to the gate driver 220.
  • the plurality of sub-data lines 234 and the plurality of scan lines 222 are interleaved to define a plurality of pixel units 242, and each of the pixel units 242 includes a red sub-pixel unit R and a green sub-pixel unit G arranged in sequence. And blue sub-pixel unit B.
  • the driving signal is transmitted from the secondary data line S1, the secondary data line S2, and the secondary data line S3 to the red sub-pixel unit R, the green sub-pixel unit G, and the blue sub-pixel unit B, respectively. .
  • the red sub-pixel unit R includes a first liquid crystal capacitor C(R)1 and a first storage capacitor C(R)2, and the green sub-pixel unit G includes a second liquid crystal capacitor C(G). 1 and the second storage capacitor C(G) 2, and the blue sub-pixel unit B includes a third liquid crystal capacitor C(B)1 and a third storage capacitor C(B)2.
  • the first liquid crystal capacitor C(R)1 of the red sub-pixel unit R is equal to the second liquid crystal capacitor C(G)1 of the green sub-pixel unit G and is equivalent to The third liquid crystal capacitor C(B)1 of the blue sub-pixel unit B is described.
  • the first storage capacitor C(R) 2 of the green sub-pixel unit G is equal to the second storage capacitor C(G) 2 of the green sub-pixel unit G and is equal to the blue The third storage capacitor C(B)2 of the sub-pixel unit B.
  • FIG. 3 shows a driving waveform diagram of the display panel 200 shown in FIG. 2.
  • the first switch SW1, the second switch SW2, and the first portion of the demultiplexer 232 The three switch SW3 is sequentially driven by the first control signal Remux (R), the second control signal Remux (G), and the third control signal Remux (B), and is corresponding to the secondary data Line 234 applies the drive signal input through the main data line 212.
  • the red sub-pixel unit R of the pixel circuit 240 is charged first.
  • a main object of the present invention is to provide a display panel and a pixel circuit for the display panel, by using a liquid crystal capacitor in a specific color sub-pixel unit in the pixel circuit of the display panel Or the capacitance value of the storage capacitor is set to be different from the capacitance value of the liquid crystal capacitor or the storage capacitor in the other color sub-pixel unit to compensate for the electrical property of the specific color sub-pixel unit, thereby improving the The difference in charging causes the screen of the display panel to exhibit color shift and color unevenness.
  • the present invention provides a pixel circuit for a display panel, comprising: a plurality of scan lines; a plurality of sub-data lines interlaced with the plurality of scan lines; and a plurality of pixel units, each The pixel unit at least includes: a first color sub-pixel unit and a second color sub-pixel unit, wherein the first color sub-pixel unit and the second color sub-pixel unit are electrically connected to the plurality of scans a first scan line in the line, and electrically connected to a first data line and a second time data line consecutively arranged in the plurality of sub data lines, wherein the first color sub-pixel unit comprises a first The liquid crystal capacitor and a first storage capacitor, and the second color sub-pixel unit includes a second liquid crystal capacitor and a second storage capacitor.
  • the capacitance value of the first liquid crystal capacitor of the first color sub-pixel unit is not equal to the capacitance value of the second liquid crystal capacitor of the second color sub-pixel unit, or the first color sub-pixel unit
  • the capacitance value of the first storage capacitor is not equal to the capacitance value of the second storage capacitor of the second color sub-pixel unit.
  • the first color sub-pixel unit When the capacitance value of the first storage capacitor of the first color sub-pixel unit is smaller than the capacitance value of the second storage capacitor of the second color sub-pixel unit, the first color sub-pixel unit
  • the capacitance value of the first liquid crystal capacitor is equal to the capacitance value of the second liquid crystal capacitor of the second color sub-pixel unit.
  • driving timing of the first color sub-pixel unit is earlier than driving timing of the second color sub-pixel unit.
  • the present invention also provides a pixel circuit for a display panel, the pixel circuit comprising: a plurality of scan lines; a plurality of sub-data lines interlaced with the plurality of scan lines; and a plurality of pixel units, each The pixel unit at least includes: a first color sub-pixel unit and a second color sub-pixel unit, wherein the first color sub-pixel unit and the second color sub-pixel unit are electrically connected to the plurality of scans a first scan line in the line, and electrically connected to a first data line and a second time data line consecutively arranged in the plurality of sub data lines, wherein the first color sub-pixel unit comprises a first a liquid crystal capacitor and a first storage capacitor, and the second color sub-pixel unit includes a second liquid crystal capacitor and a second storage capacitor; wherein a capacitance value of the first liquid crystal capacitor of the first color sub-pixel unit The capacitance value of the second liquid crystal capacitor of the second color sub-pixel unit is not equal, or the capacitance value of
  • a capacitance value of the first liquid crystal capacitor of the first color sub-pixel unit is greater than a capacitance value of the second liquid crystal capacitor of the second color sub-pixel unit.
  • a capacitance value of the first storage capacitor of the first color sub-pixel unit is equal to a capacitance value of the second storage capacitor of the second color sub-pixel unit.
  • a capacitance value of the first storage capacitor of the first color sub-pixel unit is smaller than a capacitance value of the second storage capacitor of the second color sub-pixel unit.
  • a capacitance value of the first liquid crystal capacitor of the first color sub-pixel unit is equal to a capacitance value of the second liquid crystal capacitor of the second color sub-pixel unit.
  • the driving timing of the first color sub-pixel unit is earlier than the driving timing of the second color sub-pixel unit.
  • each of the pixel units of the pixel circuit further includes a third color sub-pixel unit, the third color sub-pixel unit and the first color sub-pixel unit
  • the second color sub-pixel unit is electrically connected to the same one of the plurality of scan lines
  • the third color sub-pixel unit is further electrically connected to a first one after the second data line a third data line
  • the third color sub-pixel unit includes a third liquid crystal capacitor and a third storage capacitor, wherein a capacitance value of the first liquid crystal capacitor of the first color sub-pixel unit and the third The capacitance values of the third liquid crystal capacitors of the color sub-pixel unit are not equal, or the capacitance value of the first storage capacitor of the first color sub-pixel unit and the third value of the third color sub-pixel unit The capacitance values of the storage capacitors are not equal.
  • the capacitance value of the first liquid crystal capacitor of the first color sub-pixel unit is greater than the capacitance value of the third liquid crystal capacitor of the third color sub-pixel unit, and The capacitance value of the second liquid crystal capacitor of the second color sub-pixel unit is equal to the capacitance value of the third liquid crystal capacitor of the third color sub-pixel unit.
  • a capacitance value of the first storage capacitor of the first color sub-pixel unit is smaller than a capacitance value of the third storage capacitor of the third color sub-pixel unit, and The capacitance value of the second storage capacitor of the second color sub-pixel unit is equal to the capacitance value of the third storage capacitor of the third color sub-pixel unit.
  • the present invention further provides a display panel, the display panel comprising: a pixel circuit comprising: a plurality of scan lines; a plurality of sub-data lines interlaced with the plurality of scan lines; and a plurality of pixel units, each The pixel unit includes at least: a first color sub-pixel unit and a second color sub-pixel unit, wherein the first color sub-pixel unit and the second color sub-pixel unit are electrically connected to the plurality of scan lines The same scanning line is electrically connected to a first data line and a second time data line which are consecutively arranged in the plurality of secondary data lines, wherein the first color sub-pixel unit comprises a first liquid crystal capacitor And a first storage capacitor, and the second color sub-pixel unit comprises a second liquid crystal capacitor and a second storage capacitor; a data driver connected to the plurality of main data lines for transmitting a plurality of data driving signals; a gate driver connected to the plurality of scan lines for transmitting a plurality of gate drive signals; and a demultiplexer
  • a capacitance value of the first liquid crystal capacitor of the first color sub-pixel unit is greater than a capacitance value of the second liquid crystal capacitor of the second color sub-pixel unit.
  • a capacitance value of the first storage capacitor of the first color sub-pixel unit is equal to a capacitance value of the second storage capacitor of the second color sub-pixel unit.
  • a capacitance value of the first storage capacitor of the first color sub-pixel unit is smaller than a capacitance value of the second storage capacitor of the second color sub-pixel unit.
  • a capacitance value of the first liquid crystal capacitor of the first color sub-pixel unit is equal to a capacitance value of the second liquid crystal capacitor of the second color sub-pixel unit.
  • the demultiplexer sequentially inputs the corresponding data driving signal into the first color sub-pixel unit and the second color in response to the plurality of control signals
  • the sub-pixel unit is such that a driving timing of the first color sub-pixel unit is earlier than a driving timing of the second color sub-pixel unit.
  • each of the pixel units of the pixel circuit further includes a third color sub-pixel unit, the third color sub-pixel unit and the first color sub-pixel unit
  • the second color sub-pixel unit is electrically connected to the same one of the plurality of scan lines, and the third color sub-pixel unit is further electrically connected to a first one after the second data line a third data line
  • the third color sub-pixel unit includes a third liquid crystal capacitor and a third storage capacitor, and a capacitance value of the first liquid crystal capacitor of the first color sub-pixel unit and the third color
  • the capacitance values of the third liquid crystal capacitors of the sub-pixel unit are not equal, or the capacitance value of the first storage capacitor of the first color sub-pixel unit and the third storage of the third color sub-pixel unit The capacitance values of the capacitors are not equal.
  • the capacitance value of the first liquid crystal capacitor of the first color sub-pixel unit is greater than the capacitance value of the third liquid crystal capacitor of the third color sub-pixel unit, and The capacitance value of the second liquid crystal capacitor of the second color sub-pixel unit is equal to the capacitance value of the third liquid crystal capacitor of the third color sub-pixel unit.
  • a capacitance value of the first storage capacitor of the first color sub-pixel unit is smaller than a capacitance value of the third storage capacitor of the third color sub-pixel unit, and The capacitance value of the second storage capacitor of the second color sub-pixel unit is equal to the capacitance value of the third storage capacitor of the third color sub-pixel unit.
  • a main object of the present invention is to provide a display panel and a pixel circuit for a display panel, by setting a capacitance value of a liquid crystal capacitor or a storage capacitor in a specific color sub-pixel unit in a pixel circuit of the display panel to a phase Different from the capacitance value of the liquid crystal capacitor or the storage capacitor in the other color sub-pixel unit to compensate for the electrical properties of the specific color sub-pixel unit, thereby improving the display panel due to the difference in charging between the plurality of color sub-pixel units
  • the picture shows the phenomenon of color shift and uneven color.
  • Figure 1 shows a schematic view of a prior art display panel
  • FIG. 2 shows a schematic diagram of a display panel having a demultiplexer unit in the prior art
  • FIG. 3 is a diagram showing driving waveforms of the display panel shown in FIG. 2;
  • Figure 4 shows a schematic view of a display panel in accordance with the present invention
  • FIG. 5 is a schematic diagram showing a pixel unit of a pixel circuit in the display panel shown in FIG.
  • the display panel 300 includes a data driver 310, a gate driver 320, a demultiplexer unit 330, and a pixel circuit 340.
  • the data driver 310 is coupled to a plurality of main data lines (Dn, Dn+1...) 312 for communicating a plurality of data drive signals to the demultiplexer unit 330.
  • the gate driver 320 is coupled to a plurality of scan lines (Gn, Gn+1%) 322 for transmitting a plurality of gate drive signals.
  • the demultiplexer unit 330 includes a plurality of demultiplexers 332, and the data driver 310 transmits the data driving signals to each solution through a plurality of main data lines (Dn, Dn+1...) 312, respectively.
  • Multiplexer 332 The demultiplexer 332 includes a first switch SW1, a second switch SW2, and a third switch SW3 for respectively responding to a first control signal Remux(R) and a second control signal Remux(G) input from the outside thereof And a third control signal Remux(B), and sequentially applying the data driving signals received from the corresponding main data lines 312 to the three sub-data lines (S1, S2, S3) 334.
  • the pixel circuit 340 includes the plurality of scan lines 322, the plurality of sub-data lines 332, and a plurality of pixel units 342, and the plurality of scan lines 322 and the plurality of sub-data Lines 332 are interleaved to define the plurality of pixel units 342.
  • Each of the pixel units 342 includes a red sub-pixel unit R, a green sub-pixel unit G, and a blue sub-pixel unit B that are sequentially arranged.
  • the red sub-pixel unit R, the green sub-pixel unit G, and the blue sub-pixel unit B are electrically connected to the same scan line 322 of the plurality of scan lines 322, and are electrically connected to the respective a first data line, a second time data line, and a third time data line continuously arranged in the plurality of secondary data lines, for example, the successively arranged secondary data lines S1, the secondary data lines S2, and the secondary data lines S3.
  • the pixel unit 342 of the pixel circuit 340 drives the timing: first, driving the red sub-pixel unit R, then driving the green sub-pixel unit G, and finally, driving the blue Chromatographic pixel unit B.
  • each demultiplexer 332 of the demultiplexer unit 330 sequentially sequentially goes to three sub-data lines (S1, S2, S3). 334 applies the data drive signal.
  • each demultiplexer sequentially applies the data driving signals to the four sub-data lines, and so on, and details are not described herein.
  • the red sub-pixel unit R of the pixel unit 342 of the pixel circuit 340 includes a first pixel electrode 3422, a first liquid crystal capacitor C(R) 1, and a first storage capacitor C.
  • the green sub-pixel unit G includes a second pixel electrode 3424, a second liquid crystal capacitor C(G)1, and a second storage capacitor C(G)2
  • the blue sub-pixel unit B includes The third pixel electrode 3426, the third liquid crystal capacitor C(B)1, and the third storage capacitor C(B)2.
  • the first liquid crystal capacitor C(R)1 and the first storage capacitor C(R)2 pass through the first thin film transistor 3422, the second liquid crystal capacitor C(G)1, and the second storage capacitor C(G)2 is electrically connected to the third thin film transistor 3426 through the second thin film transistor 3424, and the third liquid crystal capacitor C(G)1 and the third storage capacitor C(G)2
  • the first liquid crystal capacitor C(R)1 in the red sub-pixel unit R of the pixel unit 342 of the pixel circuit 340 The capacitance value is greater than a capacitance value of the second liquid crystal capacitor C(G)1 in the green sub-pixel unit G, and larger than the third liquid crystal capacitance C(B) in the blue sub-pixel unit B.
  • the capacitance value of the second liquid crystal capacitor C(G)1 in the green sub-pixel unit G is equal to the capacitance value of the third liquid crystal capacitor C(B)1 in the blue sub-pixel unit B. .
  • the capacitance value of the first storage capacitor C(R)2 in the red sub-pixel unit R of the pixel unit 342 of the pixel circuit 340 is equal to the value in the green sub-pixel unit G.
  • the capacitance value of the second storage capacitor C(G)2 and the capacitance value of the third storage capacitor C(B)2 in the blue sub-pixel unit B is equal to the value in the green sub-pixel unit G.
  • the capacitance value of the first liquid crystal capacitor C(R)1 in the red sub-pixel unit R of the pixel unit 342 of the pixel circuit 340 is set to be larger than other colors.
  • a capacitance value of a plurality of liquid crystal capacitors in the sub-pixel unit such that when the red sub-pixel unit R, the green sub-pixel unit G, and the blue sub-pixel unit B are sequentially driven, the red sub-pixel
  • the holding voltages of the unit R, the green sub-pixel unit G, and the blue sub-pixel unit B are the same, thereby improving the RC due to RC.
  • the effect of the delay is such that the charging effect of the red sub-pixel unit R is smaller than that of the green sub-pixel unit G and the blue sub-pixel unit B, causing the screen of the display panel 300 to exhibit color shift and color unevenness. phenomenon.
  • the capacitance value of the first storage capacitor C(R)2 in the red sub-pixel unit R of the pixel unit 342 of the pixel circuit 340 is smaller than the green color.
  • the capacitance value of the second storage capacitor C(G)2 in the green sub-pixel unit G is equal to the capacitance value of the third storage capacitor C(B)2 in the blue sub-pixel unit B. .
  • the capacitance value of the first liquid crystal capacitor C(R)1 in the red sub-pixel unit R of the pixel unit 342 of the pixel circuit 340 is equal to the value in the green sub-pixel unit G.
  • the capacitance value of the first storage capacitor C(R) 2 in the red sub-pixel unit R of the pixel unit 342 of the pixel circuit 340 is set to be smaller than other colors.
  • a capacitance value of a plurality of storage capacitors within the sub-pixel unit such that when the red sub-pixel unit R, the green sub-pixel unit G, and the blue sub-pixel unit B are sequentially driven, the red sub-pixel
  • the holding voltages of the unit R, the green sub-pixel unit G, and the blue sub-pixel unit B are the same, thereby improving the RC due to RC.
  • the effect of the delay is such that the charging effect of the red sub-pixel unit R is smaller than that of the green sub-pixel unit G and the blue sub-pixel unit B, causing the screen of the display panel 300 to exhibit color shift and color unevenness. phenomenon.

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Liquid Crystal Display Device Control (AREA)

Abstract

L'invention concerne un panneau d'affichage (300) et un circuit de pixel (340) utilisé par le panneau d'affichage (300). Le circuit de pixel (340) comprend une pluralité de lignes de balayage (322), une pluralité de lignes de données secondaires (332) configurées de façon à être décalées les unes par rapport aux autres et une pluralité d'unités de pixel (342). Chaque unité de pixel (342) comprend au moins une première sous-unité de pixel couleur et une seconde sous-unité de pixel couleur, la première sous-unité de pixel couleur et la deuxième sous-unité de pixel couleur étant électriquement connectées à la même ligne de balayage de la pluralité de lignes de balayage (322), et étant respectivement connectées électriquement à une première ligne de données secondaires et une seconde ligne de données secondaires, qui sont disposés successivement, parmi la pluralité de lignes de données secondaire (332) ; et une valeur de capacitance d'un premier condensateur à cristaux liquides de la première sous-unité de pixel couleur n'est pas égale à une valeur de capacitance du deuxième condensateur à cristaux liquides de la seconde sous-unité de pixel couleur, ou une valeur de capacitance d'un premier condensateur de stockage de la première sous-unité de pixel couleur n'est pas égale à une valeur de capacitance d'un deuxième condensateur de stockage de la seconde sous-unité de pixel couleur, de manière à compenser la propriété électrique d'une unité de sous-pixels couleur spécifique, et améliorer ainsi le phénomène selon lequel une image du panneau d'affichage (300) présente une teinte de couleur et une non-uniformité de couleur du fait d'une différence de charge parmi plusieurs unités de sous-pixels couleur.
PCT/CN2015/085342 2015-07-03 2015-07-28 Panneau d'affichage, et circuit de pixel pour panneau d'affichage WO2017004856A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201510386890.9A CN104992681B (zh) 2015-07-03 2015-07-03 显示面板和用于显示面板的像素电路
CN201510386890.9 2015-07-03

Publications (1)

Publication Number Publication Date
WO2017004856A1 true WO2017004856A1 (fr) 2017-01-12

Family

ID=54304484

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2015/085342 WO2017004856A1 (fr) 2015-07-03 2015-07-28 Panneau d'affichage, et circuit de pixel pour panneau d'affichage

Country Status (2)

Country Link
CN (1) CN104992681B (fr)
WO (1) WO2017004856A1 (fr)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105825830B (zh) * 2016-05-30 2018-05-01 深圳市华星光电技术有限公司 液晶显示面板的驱动方法
CN206002819U (zh) * 2016-09-18 2017-03-08 京东方科技集团股份有限公司 阵列基板及显示器件
US10692452B2 (en) * 2017-01-16 2020-06-23 Semiconductor Energy Laboratory Co., Ltd. Display device
CN106940505B (zh) * 2017-05-08 2019-11-15 深圳市华星光电技术有限公司 液晶显示面板及液晶显示装置
CN108257577B (zh) * 2018-04-12 2019-09-13 武汉华星光电技术有限公司 像素驱动电路及液晶显示电路
US10777157B2 (en) 2018-05-31 2020-09-15 Wuhan China Star Optoelectronics Technology Co., Ltd. Liquid crystal display panel having pixel units with difference storage capacitance
CN108776401A (zh) * 2018-05-31 2018-11-09 武汉华星光电技术有限公司 像素基板、液晶显示面板及液晶显示器
CN111951727B (zh) 2020-08-25 2022-10-18 昆山国显光电有限公司 显示面板及显示装置
CN113885263A (zh) * 2021-10-21 2022-01-04 浙江泰嘉光电科技有限公司 液晶面板像素控制方法、液晶面板、显示器
CN114530122B (zh) * 2022-02-16 2023-07-25 广州华星光电半导体显示技术有限公司 显示装置、用于驱动所述显示装置的方法及存储介质

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101266744A (zh) * 2007-03-14 2008-09-17 爱普生映像元器件有限公司 电光装置、驱动电路及电子设备
US20120105387A1 (en) * 2010-10-28 2012-05-03 Sang-Moo Choi Organic light emitting display
US20130169697A1 (en) * 2011-12-28 2013-07-04 Samsung Electronics Co., Ltd. Device and method for displaying image, device and method for supplying power, and method for adjusting brightness of contents
CN104317086A (zh) * 2014-11-14 2015-01-28 深圳市华星光电技术有限公司 一种用于驱动液晶显示面板的方法
CN104317127A (zh) * 2014-11-14 2015-01-28 深圳市华星光电技术有限公司 一种液晶显示面板
CN104409044A (zh) * 2014-12-08 2015-03-11 昆山国显光电有限公司 有机发光阵列基板及其驱动方法以及显示装置

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2014167514A (ja) * 2013-02-28 2014-09-11 Japan Display Central Co Ltd 液晶表示装置及びその駆動方法

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101266744A (zh) * 2007-03-14 2008-09-17 爱普生映像元器件有限公司 电光装置、驱动电路及电子设备
US20120105387A1 (en) * 2010-10-28 2012-05-03 Sang-Moo Choi Organic light emitting display
US20130169697A1 (en) * 2011-12-28 2013-07-04 Samsung Electronics Co., Ltd. Device and method for displaying image, device and method for supplying power, and method for adjusting brightness of contents
CN104317086A (zh) * 2014-11-14 2015-01-28 深圳市华星光电技术有限公司 一种用于驱动液晶显示面板的方法
CN104317127A (zh) * 2014-11-14 2015-01-28 深圳市华星光电技术有限公司 一种液晶显示面板
CN104409044A (zh) * 2014-12-08 2015-03-11 昆山国显光电有限公司 有机发光阵列基板及其驱动方法以及显示装置

Also Published As

Publication number Publication date
CN104992681B (zh) 2018-03-02
CN104992681A (zh) 2015-10-21

Similar Documents

Publication Publication Date Title
WO2017004856A1 (fr) Panneau d'affichage, et circuit de pixel pour panneau d'affichage
WO2017024644A1 (fr) Panneau d'affichage à cristaux liquides et circuit de pilotage associé
EP3404647A1 (fr) Dispositif d'affichage et son procédé de commande
WO2016176914A1 (fr) Substrat et dispositif d'affichage à cristaux liquides associé
EP1736959B1 (fr) Méthode et dispositif de commande d'un appareil d'affichage
WO2014023050A1 (fr) Panneau d'affichage à cristaux liquides et dispositif d'affichage
EP0287055A2 (fr) Dispositif d'affichage à cristaux liquides
WO2017031790A1 (fr) Substrat en réseau et son procédé d'attaque
CN106067293A (zh) 液晶显示器
WO2017101190A1 (fr) Écran et son procédé de pilotage
WO2016183922A1 (fr) Écran à cristaux liquides et dispositif d'affichage à cristaux liquides
TW201610971A (zh) 顯示面板及其中之信號傳送方法
WO2018176588A1 (fr) Circuit d'attaque de panneau d'affichage à cristaux liquides et dispositif d'affichage à cristaux liquides
KR20160029892A (ko) 표시 장치 및 그것의 구동 방법
WO2017088268A1 (fr) Substrat matriciel à infrastructure de partage de ligne de données
WO2018152936A1 (fr) Substrat matriciel et panneau d'affichage
CN106855668A (zh) 像素结构、阵列基板及显示面板
WO2016101309A1 (fr) Circuit de pilotage de panneau à cristaux liquides et dispositif d'affichage à cristaux liquides
WO2015154328A1 (fr) Structure de pixel et dispositif d'affichage à cristaux liquides
WO2019127767A1 (fr) Procédé d'attaque de panneau d'affichage et dispositif d'affichage
WO2015000188A1 (fr) Panneau d'affichage, son procédé de commande et dispositif d'affichage
WO2016101306A1 (fr) Écran tactile et dispositif à écran tactile
WO2014089859A1 (fr) Dispositif d'affichage à cristaux liquides et procédé d'affichage de circuits d'attaque associé
WO2019015008A1 (fr) Substrat de matrice de pixels et dispositif d'affichage
WO2019019239A1 (fr) Procédé de commande de pilotage pour panneau d'affichage

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 15897512

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 15897512

Country of ref document: EP

Kind code of ref document: A1