WO2016188055A1 - Interpolation filtering method and apparatus - Google Patents

Interpolation filtering method and apparatus Download PDF

Info

Publication number
WO2016188055A1
WO2016188055A1 PCT/CN2015/094775 CN2015094775W WO2016188055A1 WO 2016188055 A1 WO2016188055 A1 WO 2016188055A1 CN 2015094775 W CN2015094775 W CN 2015094775W WO 2016188055 A1 WO2016188055 A1 WO 2016188055A1
Authority
WO
WIPO (PCT)
Prior art keywords
phase deviation
interpolation
data
phase
list
Prior art date
Application number
PCT/CN2015/094775
Other languages
French (fr)
Chinese (zh)
Inventor
游少芳
张集文
Original Assignee
深圳市中兴微电子技术有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 深圳市中兴微电子技术有限公司 filed Critical 深圳市中兴微电子技术有限公司
Publication of WO2016188055A1 publication Critical patent/WO2016188055A1/en

Links

Images

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04JMULTIPLEX COMMUNICATION
    • H04J14/00Optical multiplex systems
    • H04J14/02Wavelength-division multiplex systems
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04WWIRELESS COMMUNICATION NETWORKS
    • H04W88/00Devices specially adapted for wireless communication networks, e.g. terminals, base stations or access point devices
    • H04W88/02Terminal devices

Definitions

  • the present invention relates to the field of communications, and in particular, to a method and apparatus for interpolation filtering.
  • optical fiber In the development of transmission technology, optical fiber has proved to be an indispensable medium. How to transmit the most abundant information with the least amount of optical fiber. For this exploration, the development of optical transmission has basically gone through the following stages: space division multiplexing (SDM), time division multiplexing (TDM) and wavelength division. Use phase (WDM).
  • SDM space division multiplexing
  • TDM time division multiplexing
  • WDM wavelength division. Use phase
  • the interpolation coefficient requires real-time calculation
  • the coefficient (or range of values) is uncertain when the jitter at both ends of the transceiver is uncertain.
  • the embodiment of the present invention is to provide a method and an apparatus for interpolation filtering, which solves at least the problems existing in the prior art, and can implement flexible interpolation, good timing synchronization, and simple and scalable interpolation filtering.
  • a method for interpolation filtering according to an embodiment of the present invention includes:
  • the adjustment coefficient corresponding to the data is generated by using the interpolation coefficient list as a tap coefficient of the data and the data.
  • the method further includes:
  • the interpolation coefficient list corresponding to each phase deviation is stored for each phase deviation to obtain a relationship between the phase deviation and the interpolation coefficient list.
  • the interpolation coefficient list corresponding to each phase deviation is stored corresponding to each phase deviation, and the relationship between the phase deviation and the interpolation coefficient list is included:
  • Each phase deviation is a storage address, and the interpolation coefficient list corresponding to each phase deviation is stored in a storage address indicated by each phase deviation.
  • determining the interpolation parameter list corresponding to the phase deviation of the data according to the relationship between the phase deviation pre-stored in the storage area and the interpolation coefficient list includes:
  • the interpolation coefficient list corresponding to the phase interpolation of the data is acquired from the address of the storage area with the phase deviation of the data as an address.
  • the method further includes:
  • the depth of the storage area is determined according to the bit width of the value of the phase deviation.
  • the method further includes:
  • the width of the storage area is determined based on the sum of the bit widths of the interpolation coefficients corresponding to all phase deviations.
  • An apparatus for interpolation filtering according to an embodiment of the present invention, where the apparatus includes: an obtaining module, a searching module, and a calculating module;
  • the acquiring module is configured to acquire a phase deviation of the received data
  • the searching module is configured to determine, according to a relationship between a phase deviation pre-stored in the storage area and a list of interpolation coefficients, an interpolation parameter list corresponding to a phase deviation of the data;
  • the calculating module is configured to calculate, by using the interpolation coefficient list as a tap coefficient of the data, the adjustment data corresponding to the data to generate the data.
  • the device further includes: a configuration module configured to traverse the values of all phase deviations; and each phase deviation is respectively calculated by each formula in the interpolation algorithm to obtain a list of interpolation coefficients of each phase deviation; corresponding phases The deviation stores the interpolation coefficient list corresponding to each phase deviation to obtain a relationship between the phase deviation and the interpolation coefficient list.
  • the configuration module is specifically configured to traverse the values of all phase deviations; each phase deviation is respectively calculated by each formula in the interpolation algorithm to obtain a list of interpolation coefficients of each phase deviation; and each phase deviation is stored
  • the address stores the interpolation coefficient list corresponding to each phase deviation in the storage address indicated by each phase deviation.
  • the searching module is configured to acquire, from the address of the storage area, an interpolation coefficient list corresponding to the phase interpolation of the data by using the phase deviation of the data as an address.
  • the apparatus further includes: a depth configuration module configured to determine a depth of the storage area according to a bit width of a value of the phase deviation.
  • the apparatus further includes: a width configuration module configured to determine a width of the storage area according to a sum of bit widths of interpolation coefficients corresponding to all phase deviations.
  • the acquisition module, the search module, the calculation module, the configuration module, the depth configuration module, and the width configuration module may use a central processing unit (CPU) and a digital number when performing processing.
  • CPU central processing unit
  • DSP Digital Singnal Processor
  • FPGA Field-Programmable Gate Array
  • a method and apparatus for interpolation filtering acquires a phase deviation of received data; and determines a list of interpolation parameters corresponding to a phase deviation of the data according to a relationship between a phase deviation pre-stored in the storage region and a list of interpolation coefficients And calculating, by using the interpolation coefficient list as a tap coefficient of the data and the data to generate adjustment data corresponding to the data.
  • the embodiments of the present invention solve at least the problems in the prior art, and can implement flexible configuration of interpolation coefficients and reduce delays by adding a small amount of overhead, thereby facilitating expansion of subsequent versions.
  • FIG. 1 is a schematic flowchart of a method for interpolation filtering according to Embodiment 1 of the present invention
  • 2 is a real-time calculation formula of interpolation coefficients of a 100G wavelength division transmission system according to an embodiment of the present invention
  • FIG. 3 is a circuit diagram of a conventional interpolation coefficient calculation method
  • FIG. 4 is a schematic diagram of a block diagram of a clock recovery subsystem applying an interpolation filtering method according to Embodiment 2 of the present invention
  • FIG. 5 is a schematic structural diagram of the interpolation filter shown in FIG. 4; FIG.
  • FIG. 6 is a schematic structural diagram of an apparatus for interpolation and filtering according to Embodiment 3 of the present invention.
  • FIG. 7 is a schematic structural diagram of another apparatus for interpolation filtering according to Embodiment 3 of the present invention.
  • Embodiment 1 of the present invention provides a method for interpolation filtering, as shown in FIG. 1 , the method includes:
  • S102 Determine, according to a relationship between a phase deviation pre-stored in the storage area and a list of interpolation coefficients, an interpolation parameter list corresponding to a phase deviation of the data;
  • S103 Perform, by using the interpolation coefficient list as a tap coefficient of the data, the adjustment data corresponding to the data to generate the data.
  • the sum of the bit widths of the interpolation coefficients determines the width of the storage area, and after determining the depth and width of the storage area, the relationship of all the phase deviations to the interpolation coefficient list is stored in the storage area.
  • the method further includes: traversing the values of all the phase deviations; and calculating the interpolation coefficients of each phase deviation by calculating each phase deviation by each formula in the interpolation algorithm; The list of interpolation coefficients corresponding to the phase deviation is stored to obtain a relationship between the phase deviation and the interpolation coefficient list.
  • the phase deviation of the received data is 8 bits, and any one of 000000000 to 11111111 is encoded. , that is, any one from 0 to 255; the interpolation algorithm of the 100G wavelength division transmission system includes five formulas, as shown in FIG.
  • 0 is passed through h 0 (u), h 1 (u), h 2 (u), h 3 (u), h 4 (u), h 5 (u) are calculated by obtaining a list of interpolation coefficients when u is 0, and passing 1 through h 0 (u), h 1 (u), h 2 (u), h 3 (u), h 4 (u), h 5 (u) are calculated by obtaining a list of interpolation coefficients when u is 1, until 255 is passed through h 0 (u), h 1 (u), h 2 (u), h 3 (u), h 4 (u), h 5 (u) are calculated as a list of interpolation coefficients when u is 255, and 0 to 255 and their corresponding interpolation coefficients
  • the list is stored in the storage area to obtain a relationship between the phase deviation and the list of interpolation coefficients.
  • the interpolation coefficient list corresponding to each phase deviation is stored for each phase deviation, and the relationship between the phase deviation and the interpolation coefficient list includes: storing each phase deviation as a storage address, and storing the interpolation coefficient list corresponding to each phase deviation in each phase.
  • the storage address represented by the deviation That is, in the storage area, the interpolation coefficient list corresponding to 0 is stored at address 00000000, the interpolation coefficient list corresponding to 1 is stored in 00000001, and the interpolation coefficient list corresponding to 2 is stored at address 00000010.
  • the receiving end of the communication system obtains the phase deviation of the received data by: clock pre-filtering, phase-collecting, and loop filtering, wherein the clock pre-filtering is the code caused by the dispersion.
  • Inter-band interference filtering, phase-checking completes the clock phase deviation check; loop filtering completes the clock phase deviation filtering, and obtains the phase deviation of the received interpolation filtering data.
  • the acquisition of the phase deviation of the data is prior art and will not be described in detail herein.
  • the phase deviation of the received data acquired in step S101 is matched with the relationship between the phase deviation stored in the storage area and the interpolation coefficient list, and the interpolation coefficient list of the phase deviation of the data is searched for.
  • the phase deviation of the data is 00000000
  • the list of interpolation coefficients corresponding to 0 is searched
  • the list of interpolation coefficients corresponding to 9 is searched.
  • the interpolation coefficient list corresponding to each phase deviation is stored for each phase deviation, and the relationship between the phase deviation and the interpolation coefficient list includes: storing each phase deviation as a storage address, and storing the interpolation coefficient list corresponding to each phase deviation in each phase.
  • the interpolation coefficient list searched in S102 is used as the tap coefficient of the data, and the received data is adjusted by the tap coefficient to obtain the adjusted data for transmission, that is, the data of the receiving end is adjusted, so that the receiving end of the system It is consistent with the clock frequency of the data at the transmitting end to synchronize the clock source of the transceiver.
  • the interpolation coefficient calculation method in the conventional interpolation filtering method is as shown in FIG. 3.
  • the interpolation filter receives the phase deviation of the data, the phase deviation is passed through multiple multiplication methods.
  • the calculation of h 0 (u) needs to be u, the coefficient one obtained by multiplying the third-order multiplier and multiplying by 0.32376, the coefficient two obtained by multiplying by the second-order multiplier and multiplying by 0.04416, and the coefficient three obtained by multiplying the first-order multiplier by 0.07683, After the coefficient one, the coefficient two and the coefficient three-phase add three coefficients, and the saturation truncation process is performed, the interpolation coefficient corresponding to u through h 0 (u) is obtained, so when it is necessary to obtain the list of interpolation coefficients corresponding to u
  • the interpolation coefficients corresponding to h 0 (u), h 1 (u), h 2 (u), h 3 (u), h 4 (u), and h 5 (u) need to be calculated separately to obtain a list of interpolation
  • the interpolation coefficient is calculated in real time, the system is complicated, and the interpolation is continuously shaken with the problem of the surrounding environment and the heat dissipation of the board level, and the interpolation is performed when the jitter of the transmitting and receiving ends is uncertain.
  • the coefficient (or range of values) is uncertain; further, when the system needs to be upgraded, the hardware needs to be redesigned, which consumes a lot of human resources.
  • the interpolation coefficient is pre-configured in the system.
  • all the possible results of the interpolation coefficient calculation formula of the interpolation algorithm are traversed and stored in the storage area, thereby realizing the look-up table inside the chip instead of the real-time calculation, that is, the speed is increased, the power consumption is reduced, and the power is greatly enhanced.
  • the storage area may be a random access memory (RAM).
  • FIG. 4 is a schematic diagram of a block diagram of a clock recovery subsystem applying an interpolation filtering method according to Embodiment 4 of the present invention; the clock recovery subsystem occupies a very important position in 100G, as shown in FIG. 4, including four main parts, respectively : Clock pre-filtering, phase discrimination, loop filtering, and interpolation filters.
  • the clock pre-filtering is to filter the inter-symbol interference caused by the dispersion; the phase-checking completes the check of the clock phase deviation; the loop filtering completes the filtering of the clock phase deviation; and the interpolation filter performs the interpolation based on the phase deviation.
  • a specific implementation of the interpolation filtering method provided by the embodiment of the present invention can be implemented in an interpolation filter in the system.
  • the structure of the interpolation filter is as shown in FIG. 5, which can explain the calculation method of the interpolation filter provided by the embodiment of the present invention; when the interpolation deviation u of the data is obtained, u is input into the RAM (256x26), and the table is checked.
  • the mode obtains the calculated interpolation coefficient of u through h 0 (u), h 1 (u), h 2 (u), h 3 (u), h 4 (u), h 5 (u), that is, obtains u corresponding Interpolation list coefficient,
  • the interpolation filter method provided by the embodiment of the present invention in a 100G optical transmission system is applicable.
  • the implementation of the method can utilize the mature RAM IP core of the Application Specific Integrated Circuit (ASIC), and traverse all possible results of the interpolation coefficient calculation formula of the interpolation coefficient algorithm into the storage area RAM, thereby An internal implementation look-up table replaces the existing real-time calculations, which increases speed and power consumption while greatly enhancing flexibility.
  • ASIC Application Specific Integrated Circuit
  • bit width of the interpolation pointer (u in Figure 2) is determined according to the algorithm requirement of the interpolation coefficient. For example, 8 bit in 100G, this bit width determines the depth of RAM that needs to be customized;
  • bit width of the interpolation coefficient is determined according to an algorithm of the interpolation coefficient, and the sum of the bit widths of the tap coefficients of each tap coefficient (ie, the interpolation coefficient in the interpolation coefficient list) (if the symmetric coefficient is used, the bit width can be reduced by about half),
  • the bit width determines the width of the RAM;
  • phase deviation u value is traversed into the algorithm formula (as shown in FIG. 3), and the interpolation coefficient list (the head coefficient of the tap coefficients) corresponding to each u value is combined as the RAM storage content.
  • the result of calculating all the u values will be configured as the storage contents of the entire RAM at the time of power-on.
  • the interpolation filter can find the corresponding interpolation coefficient list (tap coefficient) according to the u value as the address;
  • the depth and width of the RAM can be appropriately reserved to facilitate more difficult situations in the future, such as the transceiver clock jitter exceeds the algorithm expectations, the interpolation pointer needs to be widened, the tap needs to be increased, etc., which may increase the RAM.
  • the depth and width can also be replaced in later versions such as 100G upgrade to 400G or even 1T.
  • the interpolation coefficient can be flexibly configured according to different working conditions
  • an apparatus for interpolating filtering includes: an obtaining module 301, and a searching module 302. And a calculation module 303; wherein the obtaining module 301 is configured to acquire a phase deviation of the received data;
  • the searching module 302 is configured to determine, according to the relationship between the phase deviation pre-stored in the storage area and the interpolation coefficient list, an interpolation parameter list corresponding to the phase deviation of the data;
  • the calculating module 303 is configured to calculate, by using the interpolation coefficient list as a tap coefficient of the data, the adjustment data corresponding to the data to generate the data.
  • the apparatus further includes: a configuration module 304 configured to traverse the values of all phase deviations; and each phase deviation is respectively calculated by each formula in the interpolation algorithm to obtain a list of interpolation coefficients of each phase deviation; Each phase deviation stores a list of interpolation coefficients corresponding to each phase deviation to obtain a relationship between the phase deviation and the interpolation coefficient list.
  • a configuration module 304 configured to traverse the values of all phase deviations; and each phase deviation is respectively calculated by each formula in the interpolation algorithm to obtain a list of interpolation coefficients of each phase deviation;
  • Each phase deviation stores a list of interpolation coefficients corresponding to each phase deviation to obtain a relationship between the phase deviation and the interpolation coefficient list.
  • the configuration module 304 is configured to traverse the values of all the phase deviations; each phase deviation is respectively calculated by each formula in the interpolation algorithm to obtain a list of interpolation coefficients of each phase deviation; each phase deviation is a storage address, and each phase is The list of interpolation coefficients corresponding to the deviation is stored in the storage address indicated by each phase deviation.
  • the searching module 302 is specifically configured to acquire the interpolation coefficient list corresponding to the phase interpolation of the data from the address of the storage area by using the phase deviation of the data as an address.
  • the apparatus also includes a depth configuration module 305 configured to determine a depth of the storage region based on a bit width of a value of the phase deviation.
  • the apparatus also includes a width configuration module 306 configured to determine a width of the storage region based on a sum of bit widths of interpolation coefficients corresponding to all phase offsets.
  • the integrated modules described in the embodiments of the present invention may also be stored in a computer readable storage medium if they are implemented in the form of software functional modules and sold or used as separate products. Based on such understanding, the technical solution of the embodiments of the present invention may be embodied in the form of a software product in essence or in the form of a software product stored in a storage medium, including a plurality of instructions.
  • Make a computer device can be a personal computing The machine, server, or network device, etc.) performs all or part of the methods described in various embodiments of the present invention.
  • the foregoing storage medium includes: a U disk, a mobile hard disk, a read-only memory (ROM), a random access memory (RAM), a magnetic disk, or an optical disk, and the like. .
  • ROM read-only memory
  • RAM random access memory
  • magnetic disk or an optical disk, and the like.
  • a method and apparatus for interpolation filtering acquires a phase deviation of received data; and determines a list of interpolation parameters corresponding to a phase deviation of the data according to a relationship between a phase deviation pre-stored in the storage region and a list of interpolation coefficients And calculating, by using the interpolation coefficient list as a tap coefficient of the data and the data to generate adjustment data corresponding to the data.
  • the embodiments of the present invention solve at least the problems in the prior art, and can implement flexible configuration of interpolation coefficients and reduce delays by adding a small amount of overhead, thereby facilitating expansion of subsequent versions.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Complex Calculations (AREA)
  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)

Abstract

An interpolation filtering method is disclosed in the present invention, including: obtaining a phase deviation of received data; determining an interpolation coefficient list corresponding to the phase deviation of the data according to pre-stored relationship between phase deviations and interpolation coefficient lists in a storage area; and generating adjusting data corresponding to the data by performing a calculation of the data with the interpolation coefficient list as the tap coefficient of the data.

Description

一种插值滤波的方法及装置Method and device for interpolation filtering 技术领域Technical field
本发明涉及通信领域,尤其涉及一种插值滤波的方法及装置。The present invention relates to the field of communications, and in particular, to a method and apparatus for interpolation filtering.
背景技术Background technique
本申请发明人在实现本申请实施例技术方案的过程中,至少发现相关技术中存在如下技术问题:In the process of implementing the technical solutions of the embodiments of the present application, at least the following technical problems exist in the related technologies:
在传输技术的发展中,光纤被证明是一种不可或缺的媒介。如何用最少量的光纤传输最丰富的信息,出于这种探索,光传输的发展基本经历了以下几个阶段:空分复用阶段(SDM)、时分复用阶段(TDM)和波分复用阶段(WDM)。In the development of transmission technology, optical fiber has proved to be an indispensable medium. How to transmit the most abundant information with the least amount of optical fiber. For this exploration, the development of optical transmission has basically gone through the following stages: space division multiplexing (SDM), time division multiplexing (TDM) and wavelength division. Use phase (WDM).
时至今日有线传输依然以波分系统为主。随着通信技术的发展,目前商用的40G波分传输逐渐演变到100G、400G传输,与此同时,在数据传输距离上也在不断的拓展。这样,波分系统在传输过程中会带来色度色散、偏振膜色散、强滤波效应等诸多问题需要解决,这些问题的解决需要用数字信号处理的方法,后面称之为100G DSP处理。Today, cable transmission is still dominated by the WDM system. With the development of communication technology, the commercial 40G wavelength division transmission has gradually evolved to 100G and 400G transmission. At the same time, the data transmission distance is also constantly expanding. In this way, the wavelength division system will bring about many problems such as chromatic dispersion, polarization film dispersion, and strong filtering effect in the transmission process. These problems need to be solved by digital signal processing, which is referred to as 100G DSP processing.
对于一般通信系统收发两端时候非同源时钟,所以收发两端的时钟频率总是存在一定偏差。而且该偏差随着周围环境和自身板级散热的问题而不停抖动。这样的情况下,我们需要根据实时检测出来的相位偏差做样点之间的插值。For the non-homologous clocks at the two ends of the general communication system, there is always a certain deviation in the clock frequencies at both ends. Moreover, the deviation keeps shaking with the problem of heat dissipation in the surrounding environment and its own board level. In this case, we need to interpolate between the samples based on the phase deviation detected in real time.
根据上面描述,在做插值滤波器的时候主要存在以下两个问题:According to the above description, there are two main problems when doing the interpolation filter:
1、插值系数要求实时计算;1. The interpolation coefficient requires real-time calculation;
2、收发两端抖动不确定的情况下系数(或者说取值范围)不确定;2. The coefficient (or range of values) is uncertain when the jitter at both ends of the transceiver is uncertain.
3、当系统需要升级时,硬件需要重新设计。 3. When the system needs to be upgraded, the hardware needs to be redesigned.
基于以上分析,如何实现灵活配置,时序好收敛、方法简便可扩展的插值滤波,在现有技术中缺乏相应的解决机制。Based on the above analysis, how to implement flexible configuration, good timing synchronization, simple and scalable interpolation filtering, and lack of corresponding solution mechanism in the prior art.
发明内容Summary of the invention
有鉴于此,本发明实施例希望提供一种插值滤波的方法及装置,至少解决了现有技术存在的问题,能够实现灵活配置,时序好收敛、方法简便可扩展的插值滤波。In view of this, the embodiment of the present invention is to provide a method and an apparatus for interpolation filtering, which solves at least the problems existing in the prior art, and can implement flexible interpolation, good timing synchronization, and simple and scalable interpolation filtering.
本发明实施例的技术方案是这样实现的:The technical solution of the embodiment of the present invention is implemented as follows:
本发明实施例的一种插值滤波的方法,所述方法包括:A method for interpolation filtering according to an embodiment of the present invention, the method includes:
获取接收到的数据的相位偏差;Obtaining the phase deviation of the received data;
根据存储区域中预先存储的相位偏差与插值系数列表的关系确定所述数据的相位偏差对应的插值参数列表;Determining, according to the relationship between the phase deviation pre-stored in the storage area and the interpolation coefficient list, an interpolation parameter list corresponding to the phase deviation of the data;
以所述插值系数列表作为所述数据的抽头系数与所述数据进行计算生成所述数据对应的调整数据。The adjustment coefficient corresponding to the data is generated by using the interpolation coefficient list as a tap coefficient of the data and the data.
上述方案中,所述方法还包括:In the above solution, the method further includes:
遍历所有的相位偏差的值;Traverse the values of all phase deviations;
将各相位偏差分别通过插值算法中的每个公式的计算得到各相位偏差的插值系数列表;Calculating a list of interpolation coefficients for each phase deviation by calculating each phase deviation by each formula in the interpolation algorithm;
对应各相位偏差将各相位偏差对应的插值系数列表进行存储得到相位偏差与插值系数列表的关系。The interpolation coefficient list corresponding to each phase deviation is stored for each phase deviation to obtain a relationship between the phase deviation and the interpolation coefficient list.
上述方案中,对应各相位偏差将各相位偏差对应的插值系数列表进行存储得到相位偏差与插值系数列表的关系包括:In the above solution, the interpolation coefficient list corresponding to each phase deviation is stored corresponding to each phase deviation, and the relationship between the phase deviation and the interpolation coefficient list is included:
以各相位偏差为存储地址,将各相位偏差对应的插值系数列表分别存储在各相位偏差所表示的存储地址。Each phase deviation is a storage address, and the interpolation coefficient list corresponding to each phase deviation is stored in a storage address indicated by each phase deviation.
上述方案中,根据存储区域中预先存储的相位偏差与插值系数列表的关系确定所述数据的相位偏差对应的插值参数列表包括: In the above solution, determining the interpolation parameter list corresponding to the phase deviation of the data according to the relationship between the phase deviation pre-stored in the storage area and the interpolation coefficient list includes:
以所述数据的相位偏差作为地址从所述存储区域的所述地址获取所述数据的相位插值对应的插值系数列表。The interpolation coefficient list corresponding to the phase interpolation of the data is acquired from the address of the storage area with the phase deviation of the data as an address.
上述方案中,所述方法还包括:In the above solution, the method further includes:
根据相位偏差的值的位宽确定所述存储区域的深度。The depth of the storage area is determined according to the bit width of the value of the phase deviation.
上述方案中,所述方法还包括:In the above solution, the method further includes:
根据所有相位偏差对应的插值系数的位宽的总和确定所述存储区域的宽度。The width of the storage area is determined based on the sum of the bit widths of the interpolation coefficients corresponding to all phase deviations.
本发明实施例的一种插值滤波的装置,所述装置包括:获取模块、查找模块和计算模块;其中,An apparatus for interpolation filtering according to an embodiment of the present invention, where the apparatus includes: an obtaining module, a searching module, and a calculating module;
所述获取模块,配置为获取接收到的数据的相位偏差;The acquiring module is configured to acquire a phase deviation of the received data;
所述查找模块,配置为根据存储区域中预先存储的相位偏差与插值系数列表的关系确定所述数据的相位偏差对应的插值参数列表;The searching module is configured to determine, according to a relationship between a phase deviation pre-stored in the storage area and a list of interpolation coefficients, an interpolation parameter list corresponding to a phase deviation of the data;
所述计算模块,配置为以所述插值系数列表作为所述数据的抽头系数与所述数据进行计算生成所述数据对应的调整数据。The calculating module is configured to calculate, by using the interpolation coefficient list as a tap coefficient of the data, the adjustment data corresponding to the data to generate the data.
上述方案中,所述装置还包括:配置模块,配置为遍历所有的相位偏差的值;将各相位偏差分别通过插值算法中的每个公式的计算得到各相位偏差的插值系数列表;对应各相位偏差将各相位偏差对应的插值系数列表进行存储得到相位偏差与插值系数列表的关系。In the above solution, the device further includes: a configuration module configured to traverse the values of all phase deviations; and each phase deviation is respectively calculated by each formula in the interpolation algorithm to obtain a list of interpolation coefficients of each phase deviation; corresponding phases The deviation stores the interpolation coefficient list corresponding to each phase deviation to obtain a relationship between the phase deviation and the interpolation coefficient list.
上述方案中,所述配置模块,具体配置为遍历所有的相位偏差的值;将各相位偏差分别通过插值算法中的每个公式的计算得到各相位偏差的插值系数列表;以各相位偏差为存储地址,将各相位偏差对应的插值系数列表分别存储在各相位偏差所表示的存储地址。In the above solution, the configuration module is specifically configured to traverse the values of all phase deviations; each phase deviation is respectively calculated by each formula in the interpolation algorithm to obtain a list of interpolation coefficients of each phase deviation; and each phase deviation is stored The address stores the interpolation coefficient list corresponding to each phase deviation in the storage address indicated by each phase deviation.
上述方案中,所述查找模块,具体配置为以所述数据的相位偏差作为地址从所述存储区域的所述地址获取所述数据的相位插值对应的插值系数列表。 In the above solution, the searching module is configured to acquire, from the address of the storage area, an interpolation coefficient list corresponding to the phase interpolation of the data by using the phase deviation of the data as an address.
上述方案中,所述装置还包括:深度配置模块,配置为根据相位偏差的值的位宽确定所述存储区域的深度。In the above solution, the apparatus further includes: a depth configuration module configured to determine a depth of the storage area according to a bit width of a value of the phase deviation.
上述方案中,所述装置还包括:宽度配置模块,配置为根据所有相位偏差对应的插值系数的位宽的总和确定所述存储区域的宽度。In the above solution, the apparatus further includes: a width configuration module configured to determine a width of the storage area according to a sum of bit widths of interpolation coefficients corresponding to all phase deviations.
所述获取模块、所述查找模块、所述计算模块、所述配置模块、所述深度配置模块、所述宽度配置模块在执行处理时,可以采用中央处理器(CPU,Central Processing Unit)、数字信号处理器(DSP,Digital Singnal Processor)或可编程逻辑阵列(FPGA,Field-Programmable Gate Array)实现。The acquisition module, the search module, the calculation module, the configuration module, the depth configuration module, and the width configuration module may use a central processing unit (CPU) and a digital number when performing processing. Implemented by a DSP (Digital Singnal Processor) or a Field-Programmable Gate Array (FPGA).
本发明实施例的一种插值滤波的方法及装置,获取接收到的数据的相位偏差;根据存储区域中预先存储的相位偏差与插值系数列表的关系确定所述数据的相位偏差对应的插值参数列表;以所述插值系数列表作为所述数据的抽头系数与所述数据进行计算生成所述数据对应的调整数据。采用本发明实施例,至少解决了现有技术存在的问题,能够通过增加少量开销的情况下,实现插值系数的灵活配置,并减少时延,方便扩展后续版本。A method and apparatus for interpolation filtering according to an embodiment of the present invention acquires a phase deviation of received data; and determines a list of interpolation parameters corresponding to a phase deviation of the data according to a relationship between a phase deviation pre-stored in the storage region and a list of interpolation coefficients And calculating, by using the interpolation coefficient list as a tap coefficient of the data and the data to generate adjustment data corresponding to the data. The embodiments of the present invention solve at least the problems in the prior art, and can implement flexible configuration of interpolation coefficients and reduce delays by adding a small amount of overhead, thereby facilitating expansion of subsequent versions.
附图说明DRAWINGS
图1为本发明实施例一提供的插值滤波的方法的流程示意图;1 is a schematic flowchart of a method for interpolation filtering according to Embodiment 1 of the present invention;
图2为本发明实施例提供的100G波分传输系统的插值系数实时计算公式;2 is a real-time calculation formula of interpolation coefficients of a 100G wavelength division transmission system according to an embodiment of the present invention;
图3为传统的插值系数计算方法电路图;3 is a circuit diagram of a conventional interpolation coefficient calculation method;
图4为本发明实施例二提供的应用插值滤波方法的时钟恢复子系统框图的示意图;4 is a schematic diagram of a block diagram of a clock recovery subsystem applying an interpolation filtering method according to Embodiment 2 of the present invention;
图5为图4所示的插值滤波器的结构示意图;FIG. 5 is a schematic structural diagram of the interpolation filter shown in FIG. 4; FIG.
图6为本发明实施例三提供的一种插值滤波的装置的结构示意图;FIG. 6 is a schematic structural diagram of an apparatus for interpolation and filtering according to Embodiment 3 of the present invention;
图7为本发明实施例三提供的另一种插值滤波的装置的结构示意图。 FIG. 7 is a schematic structural diagram of another apparatus for interpolation filtering according to Embodiment 3 of the present invention.
具体实施方式detailed description
下面结合附图对技术方案的实施作进一步的详细描述。The implementation of the technical solution will be further described in detail below with reference to the accompanying drawings.
实施例一 Embodiment 1
本发明实施例一提供一种插值滤波的方法,如图1所示,该方法包括: Embodiment 1 of the present invention provides a method for interpolation filtering, as shown in FIG. 1 , the method includes:
S101:获取接收到的数据的相位偏差;S101: Acquire a phase deviation of the received data.
S102:根据存储区域中预先存储的相位偏差与插值系数列表的关系确定所述数据的相位偏差对应的插值参数列表;S102: Determine, according to a relationship between a phase deviation pre-stored in the storage area and a list of interpolation coefficients, an interpolation parameter list corresponding to a phase deviation of the data;
S103:以所述插值系数列表作为所述数据的抽头系数与所述数据进行计算生成所述数据对应的调整数据。S103: Perform, by using the interpolation coefficient list as a tap coefficient of the data, the adjustment data corresponding to the data to generate the data.
在接收端的系统中预设一用于预设所有的相位偏差与插值系数列表的关系的存储区域,其中,根据相位偏差的值的位宽确定所述存储区域的深度,根据所有相位偏差对应的插值系数的位宽的总和确定所述存储区域的宽度,在确定了存储区域的深度和宽度之后,在存储区域中存储所有的相位偏差与插值系数列表的关系。Presetting a storage area for presetting all the relationship between the phase deviation and the interpolation coefficient list in the system at the receiving end, wherein the depth of the storage area is determined according to the bit width of the value of the phase deviation, corresponding to all phase deviations The sum of the bit widths of the interpolation coefficients determines the width of the storage area, and after determining the depth and width of the storage area, the relationship of all the phase deviations to the interpolation coefficient list is stored in the storage area.
在本发明实施例中,该方法还包括:遍历所有的相位偏差的值;将各相位偏差分别通过插值算法中的每个公式的计算得到各相位偏差的插值系数列表;对应各相位偏差将各相位偏差对应的插值系数列表进行存储得到相位偏差与插值系数列表的关系。In the embodiment of the present invention, the method further includes: traversing the values of all the phase deviations; and calculating the interpolation coefficients of each phase deviation by calculating each phase deviation by each formula in the interpolation algorithm; The list of interpolation coefficients corresponding to the phase deviation is stored to obtain a relationship between the phase deviation and the interpolation coefficient list.
在接收端,接收到的数据的相位偏差存在各种可能的值,以100G波分传输系统为例,其接收到的数据的相位偏差为8bit,进行编码后为00000000至11111111中的任何一位,即从0至255中的任何一位;100G波分传输系统的插值算法包括5个公式,如图2所示,包括h0(u)、h1(u)、h2(u)、h3(u)、h4(u)、h5(u),表示相位偏差为u时的第一、第二、第三、第四、 第五个插值系数的公式,将u值通过这几个公式的计算得到u值对应的插值系数列表。遍历0-255所有的相位偏差的值,将各相位偏差分别通过插值算法中的每个公式的计算得到各相位偏差的插值系数列表,具体的,依次将0通过h0(u)、h1(u)、h2(u)、h3(u)、h4(u)、h5(u)的计算得到u为0时的插值系数列表,将1通过h0(u)、h1(u)、h2(u)、h3(u)、h4(u)、h5(u)的计算得到u为1时的插值系数列表,直到将255通过h0(u)、h1(u)、h2(u)、h3(u)、h4(u)、h5(u)的计算得到u为255时的插值系数列表,将0至255及其对应的插值系数列表存储在存储区域中得到相位偏差与插值系数列表的关系。At the receiving end, there are various possible values for the phase deviation of the received data. Taking the 100G wavelength division transmission system as an example, the phase deviation of the received data is 8 bits, and any one of 000000000 to 11111111 is encoded. , that is, any one from 0 to 255; the interpolation algorithm of the 100G wavelength division transmission system includes five formulas, as shown in FIG. 2, including h 0 (u), h 1 (u), h 2 (u), h 3 (u), h 4 (u), h 5 (u), the formula of the first, second, third, fourth, and fifth interpolation coefficients when the phase deviation is u, and the u value is passed through The calculation of several formulas yields a list of interpolation coefficients corresponding to the u value. Iterate through the values of all phase deviations from 0 to 255, and obtain the interpolation coefficient list of each phase deviation by calculating each phase deviation by each formula in the interpolation algorithm. Specifically, 0 is passed through h 0 (u), h 1 (u), h 2 (u), h 3 (u), h 4 (u), h 5 (u) are calculated by obtaining a list of interpolation coefficients when u is 0, and passing 1 through h 0 (u), h 1 (u), h 2 (u), h 3 (u), h 4 (u), h 5 (u) are calculated by obtaining a list of interpolation coefficients when u is 1, until 255 is passed through h 0 (u), h 1 (u), h 2 (u), h 3 (u), h 4 (u), h 5 (u) are calculated as a list of interpolation coefficients when u is 255, and 0 to 255 and their corresponding interpolation coefficients The list is stored in the storage area to obtain a relationship between the phase deviation and the list of interpolation coefficients.
这里,对应各相位偏差将各相位偏差对应的插值系数列表进行存储得到相位偏差与插值系数列表的关系包括:以各相位偏差为存储地址,将各相位偏差对应的插值系数列表分别存储在各相位偏差所表示的存储地址。也就是说,在存储区域中,在地址00000000存储u为0对应的插值系数列表,在00000001存储u为1对应的插值系数列表,在地址00000010存储u为2对应的插值系数列表。Here, the interpolation coefficient list corresponding to each phase deviation is stored for each phase deviation, and the relationship between the phase deviation and the interpolation coefficient list includes: storing each phase deviation as a storage address, and storing the interpolation coefficient list corresponding to each phase deviation in each phase. The storage address represented by the deviation. That is, in the storage area, the interpolation coefficient list corresponding to 0 is stored at address 00000000, the interpolation coefficient list corresponding to 1 is stored in 00000001, and the interpolation coefficient list corresponding to 2 is stored at address 00000010.
在S101中,通信系统的接收端接收到数据后,通过:时钟预滤波、鉴相、环路滤波的处理获取到接收到的数据的相位偏差,其中,时钟预滤波是在将色散造成的码间干扰滤除,鉴相完成时钟相位偏差的检查;环路滤波完成时钟相位偏差的滤波,获取到接收到的进行插值滤波数据的相位偏差。这里,数据的相位偏差的获取为现有技术,在这里不做详细陈述。In S101, after receiving the data, the receiving end of the communication system obtains the phase deviation of the received data by: clock pre-filtering, phase-collecting, and loop filtering, wherein the clock pre-filtering is the code caused by the dispersion. Inter-band interference filtering, phase-checking completes the clock phase deviation check; loop filtering completes the clock phase deviation filtering, and obtains the phase deviation of the received interpolation filtering data. Here, the acquisition of the phase deviation of the data is prior art and will not be described in detail herein.
在S102中,将步骤S101中获取的接收到的数据的相位偏差与上述存储区域中存储的相位偏差与插值系数列表的关系进行匹配,查找该数据的相位偏差的插值系数列表。当数据的相位偏差为00000000时,查找0对应的插值系数列表,当数据的相位偏差为00001001时查找9对应的插值系数列表。 In S102, the phase deviation of the received data acquired in step S101 is matched with the relationship between the phase deviation stored in the storage area and the interpolation coefficient list, and the interpolation coefficient list of the phase deviation of the data is searched for. When the phase deviation of the data is 00000000, the list of interpolation coefficients corresponding to 0 is searched, and when the phase deviation of the data is 00001001, the list of interpolation coefficients corresponding to 9 is searched.
这里,对应各相位偏差将各相位偏差对应的插值系数列表进行存储得到相位偏差与插值系数列表的关系包括:以各相位偏差为存储地址,将各相位偏差对应的插值系数列表分别存储在各相位偏差所表示的存储地址。以相位偏差为00000000、00001001为例,当当数据的相位偏差为00000000时,查找存储区域中地址为00000000位置处存储的插值系数列表,当数据的相位偏差为00001001时查找存储区域中地址为00001001位置处存储的插值系数列表。Here, the interpolation coefficient list corresponding to each phase deviation is stored for each phase deviation, and the relationship between the phase deviation and the interpolation coefficient list includes: storing each phase deviation as a storage address, and storing the interpolation coefficient list corresponding to each phase deviation in each phase. The storage address represented by the deviation. Taking the phase deviations of 00000000 and 00001001 as an example, when the phase deviation of the data is 00000000, the list of interpolation coefficients stored in the storage area at the address of 00000000 is searched, and when the phase deviation of the data is 00001001, the address in the storage area is located at 00001001. A list of interpolation coefficients stored at.
在S103中,将S102中查找的插值系数列表作为该数据的抽头系数,通过该抽头系数将接收到的数据进行调整,得到调整的数据进行发送,即将接收端的数据进行调整,使得系统的接受端与发送端的数据的时钟频率保持一致,实现收发端的时钟源同步。In S103, the interpolation coefficient list searched in S102 is used as the tap coefficient of the data, and the received data is adjusted by the tap coefficient to obtain the adjusted data for transmission, that is, the data of the receiving end is adjusted, so that the receiving end of the system It is consistent with the clock frequency of the data at the transmitting end to synchronize the clock source of the transceiver.
需要说明的是,以100G波分传输系统为例,传统的插值滤波方法中的插值系数计算方法如图3所示,当插值滤波器接收到数据的相位偏差后,将相位偏差通过多个乘法器实现公式h0(u)、h1(u)、h2(u)、h3(u)、h4(u)、h5(u)的计算,h0(u)的计算需要将u通过三阶乘法器并与0.32376相乘得到的系数一,通过二阶乘法器并与0.04416相乘得到的系数二,通过一阶乘法器并与0.07683相乘得到的系数三,将系数一、系数二和系数三相加得到三系数之后,并进行饱和截位处理之后得到u通过h0(u)对应的插值系数,因此,当需要得到u对应的插值系数列表时,需要分别计算h0(u)、h1(u)、h2(u)、h3(u)、h4(u)、h5(u)对应的插值系数,才能得到插值系数列表。在现有的插值滤波的方法中,插值系数为实时通过计算出来的,系统复杂,并且随着周围环境和自身板级散热的问题插值不停抖动,导致收发两端抖动不确定的情况下插值系数(或者取值范围)不确定;更进一步的,当系统需要升级时,硬件需要重新设计,则消耗大量的人力资源。It should be noted that, taking the 100G wavelength division transmission system as an example, the interpolation coefficient calculation method in the conventional interpolation filtering method is as shown in FIG. 3. When the interpolation filter receives the phase deviation of the data, the phase deviation is passed through multiple multiplication methods. To calculate the formulas h 0 (u), h 1 (u), h 2 (u), h 3 (u), h 4 (u), h 5 (u), the calculation of h 0 (u) needs to be u, the coefficient one obtained by multiplying the third-order multiplier and multiplying by 0.32376, the coefficient two obtained by multiplying by the second-order multiplier and multiplying by 0.04416, and the coefficient three obtained by multiplying the first-order multiplier by 0.07683, After the coefficient one, the coefficient two and the coefficient three-phase add three coefficients, and the saturation truncation process is performed, the interpolation coefficient corresponding to u through h 0 (u) is obtained, so when it is necessary to obtain the list of interpolation coefficients corresponding to u The interpolation coefficients corresponding to h 0 (u), h 1 (u), h 2 (u), h 3 (u), h 4 (u), and h 5 (u) need to be calculated separately to obtain a list of interpolation coefficients. In the existing interpolation filtering method, the interpolation coefficient is calculated in real time, the system is complicated, and the interpolation is continuously shaken with the problem of the surrounding environment and the heat dissipation of the board level, and the interpolation is performed when the jitter of the transmitting and receiving ends is uncertain. The coefficient (or range of values) is uncertain; further, when the system needs to be upgraded, the hardware needs to be redesigned, which consumes a lot of human resources.
而本发明实施例提供的插值滤波的方法中,将插值系数预先配置在系 统中,将插值算法的插值系数计算公式的所有可能结果遍历后存入存储区域中,从而在芯片内部实现查表来代替实时计算,即提高了速度,降低了功耗,同时还极大增强了灵活性。这里,存储区域可为随机存取存储器(RAM,Random Access Memory)。In the interpolation filtering method provided by the embodiment of the present invention, the interpolation coefficient is pre-configured in the system. In the system, all the possible results of the interpolation coefficient calculation formula of the interpolation algorithm are traversed and stored in the storage area, thereby realizing the look-up table inside the chip instead of the real-time calculation, that is, the speed is increased, the power consumption is reduced, and the power is greatly enhanced. Flexibility. Here, the storage area may be a random access memory (RAM).
图4为本发明实施例四提供的应用插值滤波方法的时钟恢复子系统框图的示意图;时钟恢复子系统在100G中占据非常重要的位置,如图4所示,包括四个主要部分,分别是:时钟预滤波、鉴相、环路滤波以及插值滤波器。其中,时钟预滤波是在将色散造成的码间干扰滤除;鉴相完成时钟相位偏差的检查;环路滤波完成时钟相位偏差的滤波;插值滤波器完成基于相位偏差的插值。本发明实施例提供的插值滤波方法的具体实现可在该系统中的插值滤波器中实现。4 is a schematic diagram of a block diagram of a clock recovery subsystem applying an interpolation filtering method according to Embodiment 4 of the present invention; the clock recovery subsystem occupies a very important position in 100G, as shown in FIG. 4, including four main parts, respectively : Clock pre-filtering, phase discrimination, loop filtering, and interpolation filters. Among them, the clock pre-filtering is to filter the inter-symbol interference caused by the dispersion; the phase-checking completes the check of the clock phase deviation; the loop filtering completes the filtering of the clock phase deviation; and the interpolation filter performs the interpolation based on the phase deviation. A specific implementation of the interpolation filtering method provided by the embodiment of the present invention can be implemented in an interpolation filter in the system.
该插值滤波器的结构示意图如图5所示,可说明本发明实施例提供的插值滤波的计算方式;当获取到数据的插值偏差u时,将u输入RAM(256x26)中,通过查表的方式获取u通过h0(u)、h1(u)、h2(u)、h3(u)、h4(u)、h5(u)的计算的插值系数,即获取到u对应的插值列表系数,The structure of the interpolation filter is as shown in FIG. 5, which can explain the calculation method of the interpolation filter provided by the embodiment of the present invention; when the interpolation deviation u of the data is obtained, u is input into the RAM (256x26), and the table is checked. The mode obtains the calculated interpolation coefficient of u through h 0 (u), h 1 (u), h 2 (u), h 3 (u), h 4 (u), h 5 (u), that is, obtains u corresponding Interpolation list coefficient,
实施例二 Embodiment 2
在实际的应用中,适用于100G光传输系统中的本发明实施例提供的插值滤波器方法,In an actual application, the interpolation filter method provided by the embodiment of the present invention in a 100G optical transmission system is applicable.
该方法的实现可利用专用集成电路(Application Specific Integrated Circuit,ASIC)成熟的RAM IP核,将插值系数的算法的插值系数的计算公式的所有可能结果遍历后存入存储区域RAM中,从而在芯片内部实现查表来代替现有的实时计算,即提高了速度,降低了功耗,同时还极大增强了灵活性。The implementation of the method can utilize the mature RAM IP core of the Application Specific Integrated Circuit (ASIC), and traverse all possible results of the interpolation coefficient calculation formula of the interpolation coefficient algorithm into the storage area RAM, thereby An internal implementation look-up table replaces the existing real-time calculations, which increases speed and power consumption while greatly enhancing flexibility.
具体描述如下:The specific description is as follows:
首先,根据插值系数的算法需求,确定插值指针(图2中的u)的位宽, 如100G中的8bit,该位宽决定了需要定制的RAM的深度;First, the bit width of the interpolation pointer (u in Figure 2) is determined according to the algorithm requirement of the interpolation coefficient. For example, 8 bit in 100G, this bit width determines the depth of RAM that needs to be customized;
其次,根据插值系数的算法确定插值系数的位宽,每个抽头系数的抽头系数(即插值系数列表中的插值系数)的位宽总和(如果是对称系数,位宽可以减少约一半),该位宽决定了RAM的宽度;Secondly, the bit width of the interpolation coefficient is determined according to an algorithm of the interpolation coefficient, and the sum of the bit widths of the tap coefficients of each tap coefficient (ie, the interpolation coefficient in the interpolation coefficient list) (if the symmetric coefficient is used, the bit width can be reduced by about half), The bit width determines the width of the RAM;
最后,将相位偏差u值遍历后代入算法公式(如图3),将每个u值对应的插值系数列表(抽头系数的轴头系数)组合起来作为RAM存储内容。其中,可将所有u值计算出来的结果将作为整个RAM的存储内容在上电时配置进去。系统工作时插值滤波器根据u值作为地址就可以查找出相对应的插值系数列表(抽头系数);Finally, the phase deviation u value is traversed into the algorithm formula (as shown in FIG. 3), and the interpolation coefficient list (the head coefficient of the tap coefficients) corresponding to each u value is combined as the RAM storage content. Among them, the result of calculating all the u values will be configured as the storage contents of the entire RAM at the time of power-on. When the system works, the interpolation filter can find the corresponding interpolation coefficient list (tap coefficient) according to the u value as the address;
当然,RAM的深度和宽度可以适当的留一些裕量,以方便将来遇到更恶劣情况,比如说收发端时钟抖动超过算法预期,插值指针需要拓宽,抽头需要增加等等,这些将可能增加RAM的深度和宽度,当然,这些也可以在比如100G升级到400G甚至1T时的后期版本中替换。Of course, the depth and width of the RAM can be appropriately reserved to facilitate more difficult situations in the future, such as the transceiver clock jitter exceeds the algorithm expectations, the interpolation pointer needs to be widened, the tap needs to be increased, etc., which may increase the RAM. The depth and width, of course, can also be replaced in later versions such as 100G upgrade to 400G or even 1T.
通过增加上述处理流程和装置,增加少量开销的情况下,达到了以下效果:By adding the above processing flow and device, and adding a small amount of overhead, the following effects are achieved:
1、插值系数可以根据不同工况灵活配置;1. The interpolation coefficient can be flexibly configured according to different working conditions;
2、系统时延减少,对于100G这样大数据量系统来说,时延减少能够显著提高系统性能;2, system delay is reduced, for large data systems such as 100G, delay reduction can significantly improve system performance;
3、通过使用RAM还能使得系统功耗降低,因为对于RAM的控制要比控制一堆寄存器和组合如图3逻辑简单,时钟关断很方便;3, through the use of RAM can also make the system power consumption reduction, because the control of the RAM is more convenient than controlling a bunch of registers and combinations as shown in Figure 3, the clock is very convenient to turn off;
4、后续版本如果想增大或者减小RAM,可以很方便的替换,不用重新设计电路。4. If the subsequent version wants to increase or decrease the RAM, it can be easily replaced without redesigning the circuit.
实施例三 Embodiment 3
为实现上述一种插值滤波的方法及装置,本发明实施例还提供一种插值滤波的装置,如图6所示,所述装置包括:获取模块301、查找模块302 和计算模块303;其中,获取模块301,配置为获取接收到的数据的相位偏差;In an embodiment of the present invention, an apparatus for interpolating filtering is provided. As shown in FIG. 6, the apparatus includes: an obtaining module 301, and a searching module 302. And a calculation module 303; wherein the obtaining module 301 is configured to acquire a phase deviation of the received data;
查找模块302,配置为根据存储区域中预先存储的相位偏差与插值系数列表的关系确定所述数据的相位偏差对应的插值参数列表;The searching module 302 is configured to determine, according to the relationship between the phase deviation pre-stored in the storage area and the interpolation coefficient list, an interpolation parameter list corresponding to the phase deviation of the data;
计算模块303,配置为以所述插值系数列表作为所述数据的抽头系数与所述数据进行计算生成所述数据对应的调整数据。The calculating module 303 is configured to calculate, by using the interpolation coefficient list as a tap coefficient of the data, the adjustment data corresponding to the data to generate the data.
如图7所示,该装置还包括:配置模块304,配置为遍历所有的相位偏差的值;将各相位偏差分别通过插值算法中的每个公式的计算得到各相位偏差的插值系数列表;对应各相位偏差将各相位偏差对应的插值系数列表进行存储得到相位偏差与插值系数列表的关系。As shown in FIG. 7, the apparatus further includes: a configuration module 304 configured to traverse the values of all phase deviations; and each phase deviation is respectively calculated by each formula in the interpolation algorithm to obtain a list of interpolation coefficients of each phase deviation; Each phase deviation stores a list of interpolation coefficients corresponding to each phase deviation to obtain a relationship between the phase deviation and the interpolation coefficient list.
配置模块304,具体配置为遍历所有的相位偏差的值;将各相位偏差分别通过插值算法中的每个公式的计算得到各相位偏差的插值系数列表;以各相位偏差为存储地址,将各相位偏差对应的插值系数列表分别存储在各相位偏差所表示的存储地址。The configuration module 304 is configured to traverse the values of all the phase deviations; each phase deviation is respectively calculated by each formula in the interpolation algorithm to obtain a list of interpolation coefficients of each phase deviation; each phase deviation is a storage address, and each phase is The list of interpolation coefficients corresponding to the deviation is stored in the storage address indicated by each phase deviation.
这里,查找模块302,具体配置为以所述数据的相位偏差作为地址从所述存储区域的所述地址获取所述数据的相位插值对应的插值系数列表。Here, the searching module 302 is specifically configured to acquire the interpolation coefficient list corresponding to the phase interpolation of the data from the address of the storage area by using the phase deviation of the data as an address.
该装置还包括:深度配置模块305,配置为根据相位偏差的值的位宽确定所述存储区域的深度。The apparatus also includes a depth configuration module 305 configured to determine a depth of the storage region based on a bit width of a value of the phase deviation.
该装置还包括:宽度配置模块306,配置为根据所有相位偏差对应的插值系数的位宽的总和确定所述存储区域的宽度。The apparatus also includes a width configuration module 306 configured to determine a width of the storage region based on a sum of bit widths of interpolation coefficients corresponding to all phase offsets.
本发明实施例所述集成的模块如果以软件功能模块的形式实现并作为独立的产品销售或使用时,也可以存储在一个计算机可读取存储介质中。基于这样的理解,本发明实施例的技术方案本质上或者说对现有技术做出贡献的部分可以以软件产品的形式体现出来,该计算机软件产品存储在一个存储介质中,包括若干指令用以使得一台计算机设备(可以是个人计算 机、服务器、或者网络设备等)执行本发明各个实施例所述方法的全部或部分。而前述的存储介质包括:U盘、移动硬盘、只读存储器(ROM,Read-Only Memory)、随机存取存储器(RAM,Random Access Memory)、磁碟或者光盘等各种可以存储程序代码的介质。这样,本发明实施例不限制于任何特定的硬件和软件结合。The integrated modules described in the embodiments of the present invention may also be stored in a computer readable storage medium if they are implemented in the form of software functional modules and sold or used as separate products. Based on such understanding, the technical solution of the embodiments of the present invention may be embodied in the form of a software product in essence or in the form of a software product stored in a storage medium, including a plurality of instructions. Make a computer device (can be a personal computing The machine, server, or network device, etc.) performs all or part of the methods described in various embodiments of the present invention. The foregoing storage medium includes: a U disk, a mobile hard disk, a read-only memory (ROM), a random access memory (RAM), a magnetic disk, or an optical disk, and the like. . Thus, embodiments of the invention are not limited to any specific combination of hardware and software.
以上所述,仅为本发明的较佳实施例而已,并非用于限定本发明的保护范围。The above is only the preferred embodiment of the present invention and is not intended to limit the scope of the present invention.
工业实用性Industrial applicability
本发明实施例的一种插值滤波的方法及装置,获取接收到的数据的相位偏差;根据存储区域中预先存储的相位偏差与插值系数列表的关系确定所述数据的相位偏差对应的插值参数列表;以所述插值系数列表作为所述数据的抽头系数与所述数据进行计算生成所述数据对应的调整数据。采用本发明实施例,至少解决了现有技术存在的问题,能够通过增加少量开销的情况下,实现插值系数的灵活配置,并减少时延,方便扩展后续版本。 A method and apparatus for interpolation filtering according to an embodiment of the present invention acquires a phase deviation of received data; and determines a list of interpolation parameters corresponding to a phase deviation of the data according to a relationship between a phase deviation pre-stored in the storage region and a list of interpolation coefficients And calculating, by using the interpolation coefficient list as a tap coefficient of the data and the data to generate adjustment data corresponding to the data. The embodiments of the present invention solve at least the problems in the prior art, and can implement flexible configuration of interpolation coefficients and reduce delays by adding a small amount of overhead, thereby facilitating expansion of subsequent versions.

Claims (12)

  1. 一种插值滤波的方法,所述方法包括:A method of interpolation filtering, the method comprising:
    获取接收到的数据的相位偏差;Obtaining the phase deviation of the received data;
    根据存储区域中预先存储的相位偏差与插值系数列表的关系确定所述数据的相位偏差对应的插值参数列表;Determining, according to the relationship between the phase deviation pre-stored in the storage area and the interpolation coefficient list, an interpolation parameter list corresponding to the phase deviation of the data;
    以所述插值系数列表作为所述数据的抽头系数与所述数据进行计算生成所述数据对应的调整数据。The adjustment coefficient corresponding to the data is generated by using the interpolation coefficient list as a tap coefficient of the data and the data.
  2. 根据权利要求1所述的方法,其中,所述方法还包括:The method of claim 1 wherein the method further comprises:
    遍历所有的相位偏差的值;Traverse the values of all phase deviations;
    将各相位偏差分别通过插值算法中的每个公式的计算得到各相位偏差的插值系数列表;Calculating a list of interpolation coefficients for each phase deviation by calculating each phase deviation by each formula in the interpolation algorithm;
    对应各相位偏差将各相位偏差对应的插值系数列表进行存储得到相位偏差与插值系数列表的关系。The interpolation coefficient list corresponding to each phase deviation is stored for each phase deviation to obtain a relationship between the phase deviation and the interpolation coefficient list.
  3. 根据权利要求2所述的方法,其中,对应各相位偏差将各相位偏差对应的插值系数列表进行存储得到相位偏差与插值系数列表的关系包括:The method according to claim 2, wherein storing the interpolation coefficient list corresponding to each phase deviation corresponding to each phase deviation to obtain a relationship between the phase deviation and the interpolation coefficient list comprises:
    以各相位偏差为存储地址,将各相位偏差对应的插值系数列表分别存储在各相位偏差所表示的存储地址。Each phase deviation is a storage address, and the interpolation coefficient list corresponding to each phase deviation is stored in a storage address indicated by each phase deviation.
  4. 根据权利要求3所述的方法,其中,根据存储区域中预先存储的相位偏差与插值系数列表的关系确定所述数据的相位偏差对应的插值参数列表包括:The method according to claim 3, wherein determining the interpolation parameter list corresponding to the phase deviation of the data according to the relationship between the phase deviation pre-stored in the storage region and the interpolation coefficient list comprises:
    以所述数据的相位偏差作为地址从所述存储区域的所述地址获取所述数据的相位插值对应的插值系数列表。The interpolation coefficient list corresponding to the phase interpolation of the data is acquired from the address of the storage area with the phase deviation of the data as an address.
  5. 根据权利要求1所述的方法,其中,所述方法还包括:The method of claim 1 wherein the method further comprises:
    根据相位偏差的值的位宽确定所述存储区域的深度。The depth of the storage area is determined according to the bit width of the value of the phase deviation.
  6. 根据权利要求1所述的方法,其中,所述方法还包括: The method of claim 1 wherein the method further comprises:
    根据所有相位偏差对应的插值系数的位宽的总和确定所述存储区域的宽度。The width of the storage area is determined based on the sum of the bit widths of the interpolation coefficients corresponding to all phase deviations.
  7. 一种插值滤波的装置,所述装置包括:获取模块、查找模块和计算模块;其中,An apparatus for interpolation filtering, the apparatus comprising: an acquisition module, a lookup module, and a calculation module; wherein
    所述获取模块,配置为获取接收到的数据的相位偏差;The acquiring module is configured to acquire a phase deviation of the received data;
    所述查找模块,配置为根据存储区域中预先存储的相位偏差与插值系数列表的关系确定所述数据的相位偏差对应的插值参数列表;The searching module is configured to determine, according to a relationship between a phase deviation pre-stored in the storage area and a list of interpolation coefficients, an interpolation parameter list corresponding to a phase deviation of the data;
    所述计算模块,配置为以所述插值系数列表作为所述数据的抽头系数与所述数据进行计算生成所述数据对应的调整数据。The calculating module is configured to calculate, by using the interpolation coefficient list as a tap coefficient of the data, the adjustment data corresponding to the data to generate the data.
  8. 根据权利要求7所述的装置,其中,所述装置还包括:配置模块,配置为遍历所有的相位偏差的值;将各相位偏差分别通过插值算法中的每个公式的计算得到各相位偏差的插值系数列表;对应各相位偏差将各相位偏差对应的插值系数列表进行存储得到相位偏差与插值系数列表的关系。The apparatus according to claim 7, wherein said apparatus further comprises: a configuration module configured to traverse the values of all phase deviations; and each phase deviation is calculated by each formula in the interpolation algorithm to obtain each phase deviation A list of interpolation coefficients; storing the interpolation coefficient list corresponding to each phase deviation for each phase deviation to obtain a relationship between the phase deviation and the interpolation coefficient list.
  9. 根据权利要求8所述的装置,其中,所述配置模块,配置为遍历所有的相位偏差的值;将各相位偏差分别通过插值算法中的每个公式的计算得到各相位偏差的插值系数列表;以各相位偏差为存储地址,将各相位偏差对应的插值系数列表分别存储在各相位偏差所表示的存储地址。The apparatus according to claim 8, wherein the configuration module is configured to traverse the values of all phase deviations; and obtain a permutation coefficient list of each phase deviation by calculating each phase deviation by each formula in the interpolation algorithm; Each phase deviation is a storage address, and the interpolation coefficient list corresponding to each phase deviation is stored in a storage address indicated by each phase deviation.
  10. 根据权利要求9所述的装置,其中,所述查找模块,配置为以所述数据的相位偏差作为地址从所述存储区域的所述地址获取所述数据的相位插值对应的插值系数列表。The apparatus of claim 9, wherein the lookup module is configured to acquire a list of interpolation coefficients corresponding to phase interpolation of the data from the address of the storage area with a phase deviation of the data as an address.
  11. 根据权利要求7所述的装置,其中,所述装置还包括:深度配置模块,配置为根据相位偏差的值的位宽确定所述存储区域的深度。The apparatus of claim 7, wherein the apparatus further comprises: a depth configuration module configured to determine a depth of the storage area based on a bit width of a value of the phase deviation.
  12. 根据权利要求7所述的装置,其中,所述装置还包括:宽度配置模块,配置为根据所有相位偏差对应的插值系数的位宽的总和确定所述存储区域的宽度。 The apparatus of claim 7, wherein the apparatus further comprises: a width configuration module configured to determine a width of the storage area based on a sum of bit widths of interpolation coefficients corresponding to all phase deviations.
PCT/CN2015/094775 2015-05-22 2015-11-17 Interpolation filtering method and apparatus WO2016188055A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201510264521.2A CN106301664A (en) 2015-05-22 2015-05-22 A kind of method and device of filtering interpolation
CN201510264521.2 2015-05-22

Publications (1)

Publication Number Publication Date
WO2016188055A1 true WO2016188055A1 (en) 2016-12-01

Family

ID=57392390

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2015/094775 WO2016188055A1 (en) 2015-05-22 2015-11-17 Interpolation filtering method and apparatus

Country Status (2)

Country Link
CN (1) CN106301664A (en)
WO (1) WO2016188055A1 (en)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007080469A (en) * 2005-09-16 2007-03-29 Sony Corp Phase locked loop circuit, loop filter gain control method of phase locked loop circuit and reproducing device
CN101278495A (en) * 2005-09-30 2008-10-01 富士通株式会社 over-sampling and transverse direction equalizer
CN103313315A (en) * 2012-03-14 2013-09-18 华为技术有限公司 Rate conversion device and method thereof, and base station equipment

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102064900B (en) * 2010-12-28 2014-09-10 中兴通讯股份有限公司 Clock synchronization method and device
KR101851712B1 (en) * 2012-01-31 2018-06-11 삼성전자주식회사 Multi channel audio signal converting device using time varying digital filter, Electronic system including the same, and Method for converting audio signal of multi channel

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007080469A (en) * 2005-09-16 2007-03-29 Sony Corp Phase locked loop circuit, loop filter gain control method of phase locked loop circuit and reproducing device
CN101278495A (en) * 2005-09-30 2008-10-01 富士通株式会社 over-sampling and transverse direction equalizer
CN103313315A (en) * 2012-03-14 2013-09-18 华为技术有限公司 Rate conversion device and method thereof, and base station equipment

Also Published As

Publication number Publication date
CN106301664A (en) 2017-01-04

Similar Documents

Publication Publication Date Title
CN109547146B (en) Wireless clock synchronization method and device based on ultra-wideband wireless communication
US7773606B2 (en) Timing distribution within a network element while supporting multiple timing domains
US10135543B2 (en) Clock recovery method, device and system and computer storage medium
US9967084B2 (en) Synchronising devices using clock signal time difference estimation
US11650619B2 (en) Synchronising devices using clock signal delay estimation
JP2014238357A (en) Reception device, time difference calculation method and program
US10554379B2 (en) Method for obtaining phase detection signal in clock recovery circuit and phase detector
JP6310091B2 (en) Chromaticity dispersion measuring method, apparatus and digital coherent receiver
US20130215910A1 (en) Transmission apparatus, transmission method, program, and communication system
JP5592001B2 (en) Data transmission including multiplexing and demultiplexing of embedded clock signals
KR102614829B1 (en) Apparatus and method for synchoronizing clock
JP6165888B2 (en) Method and apparatus for data assisted timing recovery in 10GBASE-T system
CN110661578B (en) Data recovery method and device
JP2008071349A (en) Clock signal generation method and device, and clock frequency control method and device using the same
WO2016188055A1 (en) Interpolation filtering method and apparatus
US10680793B2 (en) Synchronising devices using clock signal delay comparison
US10142150B2 (en) Pilot signal generating apparatus, method thereof, and transmitting apparatus
CN111464254A (en) Clock synchronization method and device and electronic equipment
WO2022063001A1 (en) Aau group delay fluctuation compensation method and apparatus, and electronic device, and storage medium
JP2015019372A (en) Data analysis system and method
CN111163027B (en) Synchronization detection method and device
CN117318872B (en) TDEV time domain noise generation method and device
JP5323977B1 (en) Clock regeneration apparatus and method
US11621023B2 (en) Media recording system
US20210367694A1 (en) Digital Time Processing over Time Sensitive Networks

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 15893125

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 15893125

Country of ref document: EP

Kind code of ref document: A1