WO2016155278A1 - Circuit and equipment for quickly locking microwave frequency source - Google Patents

Circuit and equipment for quickly locking microwave frequency source Download PDF

Info

Publication number
WO2016155278A1
WO2016155278A1 PCT/CN2015/091515 CN2015091515W WO2016155278A1 WO 2016155278 A1 WO2016155278 A1 WO 2016155278A1 CN 2015091515 W CN2015091515 W CN 2015091515W WO 2016155278 A1 WO2016155278 A1 WO 2016155278A1
Authority
WO
WIPO (PCT)
Prior art keywords
voltage
frequency
digital
fast
controlled oscillator
Prior art date
Application number
PCT/CN2015/091515
Other languages
French (fr)
Chinese (zh)
Inventor
王崔州
吴洋
杨晓东
吴成林
Original Assignee
成都西蒙电子技术有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 成都西蒙电子技术有限公司 filed Critical 成都西蒙电子技术有限公司
Publication of WO2016155278A1 publication Critical patent/WO2016155278A1/en

Links

Images

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/099Details of the phase-locked loop concerning mainly the controlled oscillator of the loop

Definitions

  • the present invention relates to the field of communications, and in particular, to a circuit and device for quickly locking a microwave frequency source.
  • microwave phase-locked frequency source technology for obtaining high-quality microwave frequency integrated generators through phase-locking technology has also been greatly developed.
  • the phase-locked loop is shown in Figure 1: including a phase detector (PD), a loop filter (LF), a voltage controlled oscillator (VCO), and a phase detector (PD) that references the input signal (XTAL).
  • the phase is compared with the phase of the voltage controlled oscillator (VCO) signal, and the phase error of the two input signals is converted by the phase detector (PD) into an error voltage, which is filtered by the loop filter and used as a voltage controlled oscillator.
  • VCO control voltage
  • the control voltage changes the output frequency of the voltage controlled oscillator (VCO).
  • the frequency divider (N) When the output frequency is higher than the reference frequency, it is generally necessary to increase the frequency divider (N) in the feedback branch so that the two signals input to the PD are substantially equal in frequency. Similarly, a reference divider (R) can be used for the reference signal to obtain a smaller phase-detection frequency.
  • phase noise and frequency hopping time are two core indicators.
  • the frequency hopping time refers to the conversion time required for the frequency synthesizer to change from one output frequency to another.
  • the shorter the frequency hopping time the better the performance of the microwave frequency device; the microwave frequency device with short frequency modulation time has a very large application space in the fields of radar, frequency hopping communication, electronic countermeasures, etc., and the frequency modulation time of the microwave frequency device Shortening is the direction that the skilled person in the field has been working hard to study.
  • the current frequency hopping architecture with the fastest hopping time is direct frequency synthesis (DDS), but direct frequency synthesis (DDS) also has its own shortcomings, such as: complex architecture, large size, high spurs, etc. These shortcomings limit their widespread use in the field of frequency sources.
  • DDS direct frequency synthesis
  • phase-locked loop architecture due to its simple structure, small size, low cost, good phase noise and spurs, it is still the most widely used frequency synthesizer architecture.
  • LT is the frequency hopping time
  • Fc is the loop bandwidth
  • Ft is the frequency tolerance, which is the difference frequency with the target frequency.
  • variable loop bandwidth is used to balance the frequency hopping time and the post-locking phase noise index.
  • a preset voltage is used to preset the target frequency of the voltage controlled oscillator (VCO), so that the output frequency approaches the final locking frequency, so that the phase locked loop is in the fast capture band, and the locking time is reduced.
  • the existing technical solution mainly uses a voltage controlled oscillator (VCO) to assist the tuning circuit, and the main working principle thereof can be as shown in FIG. 2 .
  • the main working principle is to calculate the approximate tuning voltage by using the known target frequency information combined with the characteristics of the voltage controlled oscillator (VCO).
  • the voltage controlled oscillator (VCO) is used to add the voltage to the voltage controlled oscillator (VCO).
  • the tuning section allows the voltage controlled oscillator (VCO) to be quickly preset to the vicinity of the target frequency, and then switches the circuit to the phase-locked loop circuit to reduce the frequency hopping frequency difference. , reduce the frequency hopping time.
  • the tuning voltage VT of the voltage controlled oscillator corresponds to the frequency required for the voltage controlled oscillator (VCO); that is, when the phase locked frequency source needs to jump from F1 To F2, the tuning voltage VT1 corresponding to F1 also changes to the tuning voltage VT2 corresponding to F2; in the prior art, the skip frequency is reduced by the external preset voltage, but the process of tuning the voltage from VT1 to VT2 also takes a certain time. .
  • the phase changer drives the tuning voltage change by charging and discharging the capacitor in the loop filter by the phase detector charge pump current.
  • the charge and discharge time of this capacitor (about the order of uS) is in the existing scheme. It is unavoidable and also accounts for the main part of the hopping time.
  • the object of the present invention is to overcome the above-mentioned deficiencies in the prior art, and to provide a fast locking microwave frequency source circuit and device.
  • the preset circuit module is set in a loop filter and voltage control based on the prior art. Between the oscillators, to solve the charging time overhead caused by the tuning voltage VT change in the existing preset scheme, the frequency hopping locking time of the phase-locked frequency synthesizer is further reduced.
  • a fast locking microwave frequency source circuit comprising: a sampling phase detector, a loop filter, a preset circuit module, a frequency divider, and a voltage controlled oscillator;
  • the sampling phase detector is connected to one end of the loop filter, and the other end of the loop filter is connected to the preset circuit module, and the other end of the preset circuit module and the voltage controlled oscillation
  • the voltage controlled oscillator is connected to the sampling phase detector through a frequency divider.
  • the sampling phase detector compares phase information of a signal emitted by the reference source REF with phase information of the voltage controlled oscillator signal, and converts phase errors of the two signals into an error voltage, the error voltage Filtered by the loop filter and input into the preset circuit module, the preset circuit module adjusts the input voltage accordingly, and serves as a control voltage of the voltage controlled oscillator, and the voltage controlled oscillator changes its output according to the control voltage.
  • Frequency the output frequency of the voltage controlled oscillator when the closed loop system is stable The rate is the desired frequency and the output frequency is locked to the reference frequency.
  • the present invention places a preset circuit into the loop, and adjusts the preset condition to adjust the variation condition of the tuning voltage V02 of the original F1 frequency locking voltage V01 to the target frequency F2; VT, that is, the charge pump voltage is always kept constant, so that the charging time of the capacitor is zero, which directly solves the frequency hopping overhead caused by the charging time in the existing scheme and reduces the frequency hopping time.
  • the preset circuit module includes a digital to analog converter and a resistor.
  • An input end of the digital-to-analog conversion module is connected to the loop filter, an output end of the digital-to-analog conversion module is connected to a resistor; and the other end of the resistor is connected to the voltage-controlled oscillator; To the partial pressure and protection, the system's work is more stable.
  • the variation condition of the tuning voltage V02 of the original F1 frequency locking voltage V01 to the target frequency F2 is adjusted; and the frequency hopping is adjusted and controlled by the digital-to-analog converter.
  • the control voltage corresponds to the control voltage, it has the advantages of short response time and simple control method.
  • the digital-to-analog converter is a parallel-port digital-to-analog converter, and the parallel digital-to-analog converter has a fast transmission speed, which is beneficial to shorten the frequency hopping time; and the parallel control port of the digital-to-analog converter: D11 ⁇ D15 is used to determine the The voltage value of the output voltage V0 of the preset circuit module.
  • A is a control coefficient of the digital-to-analog converter, and is determined by the setting data D11 to D15 of the digital-to-analog converter, and the value of A is an arbitrary number between 0 and 1.
  • the tuning voltage of the VCO corresponding to the F2 frequency is V02.
  • VT and V02 still have a linear relationship:
  • V02 B*VT
  • B is a control coefficient of the digital-to-analog converter, and its value is an arbitrary number between 0 and 1, and is determined by the setting data D11 to D15 of the digital-to-analog converter.
  • the setting values of the digital-to-analog converter control ports D11-D15 are passed through the control module, and the processing chip (for example, the control chip such as an FPGA or an MCU) in the control module calculates the value of B according to the frequency of the jump required. And converted into a binary code, send this code through the parallel port to control the output value of the digital-to-analog converter to achieve the setting of the digital-to-analog converter.
  • the processing chip for example, the control chip such as an FPGA or an MCU
  • the preset circuit module is: a switch resistor network module; and the different voltage presets of the V0 tuning voltage are completed by the switch resistor network in the case that the Vin voltage is not changed; the output through the switch resistor network
  • the voltage adjustment capability is used to adjust the variation condition of the tuning voltage V02 of the original F1 frequency lock voltage V01 to the target frequency F2.
  • the present invention provides a fast-locking microwave frequency source device, which includes the above-mentioned fast-locking microwave frequency source circuit, which has a shorter frequency modulation time and superior performance than the microwave frequency source device in the prior art.
  • the preset will be preset
  • the circuit is placed in the loop, and the variation condition of the tuning voltage V02 of the original F1 frequency locking voltage V01 to the target frequency F2 is adjusted by adjusting the preset; in this process, the VT in the circuit, that is, the charge pump voltage is always kept constant, thereby The capacitor charging time of the loop filter is zero, and since there is no charge pump charging time, a small locking time can be maintained regardless of the frequency hopping frequency change.
  • the frequency hopping overhead caused by the charging time in the existing solution is directly solved, and the frequency hopping time is reduced.
  • 1 is a prior art phase locked loop circuit structure.
  • FIG. 2 is a schematic structural view of a microwave frequency source circuit in the prior art of the present invention.
  • FIG. 3 is a schematic structural diagram of a fast locking microwave frequency source circuit module according to the present invention.
  • FIG. 4 is a schematic structural view of a circuit for quickly locking a microwave frequency source according to the present invention.
  • FIG. 5 is a schematic diagram of a frequency hopping time test of a fast locked microwave frequency source according to the present invention.
  • FIG. 6 is a schematic structural diagram of a preset circuit of a switched resistor network.
  • the invention provides a fast locking microwave frequency source circuit and device, and further reduces the charging time overhead caused by the tuning voltage VT change in the existing preset scheme on the basis of the prior art, thereby further reducing the phase-locked frequency comprehensive source Frequency hop lock time.
  • a fast-locking microwave frequency source circuit includes: a sampling phase detector PD, a loop filter LF, and a preset circuit. a module, a frequency divider 1/N, and a voltage controlled oscillator VCO; wherein the sampling phase detector PD is connected to one end of the loop filter LF, and the other end of the loop filter LF and the preset The circuit module is connected, and the other end of the preset circuit module is connected to the voltage controlled oscillator VCO, and the voltage controlled oscillator VCO is connected to the sampling phase detector PD through a frequency divider 1/N.
  • the sampling phase detector compares phase information of a signal emitted by the reference source REF with phase information of the voltage controlled oscillator signal, and converts phase errors of the two signals into an error voltage, the error voltage Filtered by the loop filter and input into the preset circuit module, the preset circuit module adjusts the input voltage accordingly, and serves as a control voltage of the voltage controlled oscillator, and the voltage controlled oscillator changes its output according to the control voltage.
  • Frequency when the closed-loop system is stabilized, the output frequency of the voltage-controlled oscillator reaches the required frequency, and the output frequency is locked with the reference frequency.
  • the preset circuit is placed in the loop, and the variation condition of the tuning voltage V02 of the original F1 frequency locking voltage V01 to the target frequency F2 is adjusted by adjusting the preset;
  • the VT that is, the charge pump voltage is always kept constant, so that the charging time of the capacitor is zero, which directly solves the frequency hopping overhead caused by the charging time in the existing scheme and reduces the frequency hopping time.
  • the variation condition of the tuning voltage V02 of the original F1 frequency locking voltage V01 to the target frequency F2 is adjusted.
  • the digital-to-analog converter is a parallel-port digital-to-analog converter, and the voltage value of the output voltage V0 of the preset circuit module is determined by setting parallel control ports of the digital-to-analog converter: D11 to D15.
  • A is an arbitrary number between 0 and 1, and is determined by the setting data D11 to D15 of the digital-to-analog converter.
  • V02 B*VT
  • B is an arbitrary number between 0 and 1, and is determined by the setting data D11 to D15 of the digital-to-analog converter.
  • the digital-to-analog converter controls the setting values of the ports D11-D15, and is implemented by a control module (such as an MCU).
  • a control module such as an MCU.
  • the preset circuit module is: a switch resistor network module; and different voltage presets of the V0 tuning voltage are completed by the switch resistor network in the case that the VT voltage is not changed; and the output voltage of the switch resistor network is adjusted.
  • the switching resistor network is shown in Figure 6.
  • R 50K ⁇ is generally selected.
  • Rl is the equivalent input impedance of the VCO, which is on the order of M ⁇ .
  • the output voltage V0 of the switch resistor network is:
  • the circuit can achieve voltage stepping: Voltage regulation.
  • the preset voltage of the control voltage of the voltage controlled oscillator through the switch resistor network is: the controller module calculates the control voltage V02 of the voltage controlled oscillator corresponding to the target frequency; the controller module controls the switch resistor network to make it The output voltage is V02, so that different voltage presets of the V0 tuning voltage are completed without changing the VT voltage.
  • the present invention provides a fast-locking microwave frequency source device, which includes the above-mentioned fast-locking microwave frequency source circuit, which has a shorter frequency modulation time and superior performance than the microwave frequency source device in the prior art.
  • the present invention provides a fast locking microwave frequency source circuit and device, which solves the existing preset scheme by setting a preset circuit module between a loop filter and a voltage controlled oscillator on the basis of the prior art.
  • the frequency-hopping lock time of the phase-locked frequency synthesizer is further reduced due to the charging time overhead caused by the change of the tuning voltage VT.
  • the fast-locking microwave frequency source circuit includes: a sampling phase detector, a loop filter, a preset circuit module, a frequency divider, and a voltage controlled oscillator; wherein the sampling phase detector and the loop filter One end of the loop filter is connected to the preset circuit module, the other end of the preset circuit module is connected to the voltage controlled oscillator, and the voltage controlled oscillator passes through a frequency divider. Connected to the sampling phase detector.
  • the preset circuit is placed in the loop, and the variation condition of the tuning voltage V02 of the original F1 frequency locking voltage V01 to the target frequency F2 is adjusted by adjusting the preset;
  • the VT in the circuit that is, the charge pump voltage is always kept constant, so that the charging time of the capacitor is zero. Since there is no charge pump charging time, regardless of the frequency of the frequency hopping frequency, a small locking time can be maintained.
  • the test test uses the circuit device of the present invention to reduce the frequency hopping time to 1.17uS, which is the optimal frequency hopping time of the current phase-locked loop architecture frequency source.

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)

Abstract

A circuit and equipment for quickly locking a microwave frequency source, comprising a sampling phase detector (PD), a loop filter (LF), a preset circuit module, a frequency divider (1/N) and a voltage-controlled oscillator (VCO), wherein the sampling phase detector (PD) is connected to one end of the loop filter (LF); the other end of the loop filter (LF) is connected to the preset circuit module; the other end of the preset circuit module is connected to the voltage-controlled oscillator (VCO); and the voltage-controlled oscillator (VCO) is connected to the sampling phase detector (PD) through the frequency divider (1/N). A change condition from a locking voltage V01 with an original F1 frequency to a tuning voltage V02 with a target frequency F2 is adjusted through preset adjustment; VT in a circuit in the process always keeps constant, such that the charging time of a capacitor is zero, the frequency hopping time is reduced, and a frequency hopping overhead brought by the charging time of the capacitor of the loop filter (LF) in the present scheme is directly solved.

Description

一种快速锁定微波频率源电路及设备Quick locking microwave frequency source circuit and device 技术领域Technical field
本发明涉及通信领域,特别涉及一种快速锁定微波频率源电路及设备。The present invention relates to the field of communications, and in particular, to a circuit and device for quickly locking a microwave frequency source.
背景技术Background technique
随着电子设备的发展,电子系统对频率源提出了愈来愈高的要求,通过锁相技术得到高质量的微波频率综合发生器的微波锁相频率源技术也得到很大发展。With the development of electronic equipment, electronic systems have placed increasing demands on frequency sources. The microwave phase-locked frequency source technology for obtaining high-quality microwave frequency integrated generators through phase-locking technology has also been greatly developed.
锁相环(PLL)如图1所示:包括鉴相器(PD)、环路滤波器(LF)、压控振荡器(VCO),鉴相器(PD)把参考输入信号(XTAL)的相位与压控振荡器(VCO)信号的相位进行比较,由鉴相器(PD)将这两个输入信号的相位误差转换为误差电压,该电压由环路滤波器滤波后作为压控振荡器(VCO)的控制电压,控制电压改变压控振荡器(VCO)的输出频率,当闭环系统稳定后,压控振荡器(VCO)的输出频率即达到所需要的频率,完成输出频率与参考频率的锁定。当输出频率高于参考频率时,一般还需要在反馈支路增加分频器(N),使得输入到PD的两路信号频率大致相等。同样,参考信号也可以使用一个分频器(R),来获得较小的鉴相频率。The phase-locked loop (PLL) is shown in Figure 1: including a phase detector (PD), a loop filter (LF), a voltage controlled oscillator (VCO), and a phase detector (PD) that references the input signal (XTAL). The phase is compared with the phase of the voltage controlled oscillator (VCO) signal, and the phase error of the two input signals is converted by the phase detector (PD) into an error voltage, which is filtered by the loop filter and used as a voltage controlled oscillator. (VCO) control voltage, the control voltage changes the output frequency of the voltage controlled oscillator (VCO). When the closed loop system is stabilized, the output frequency of the voltage controlled oscillator (VCO) reaches the required frequency, and the output frequency and reference frequency are completed. Locked. When the output frequency is higher than the reference frequency, it is generally necessary to increase the frequency divider (N) in the feedback branch so that the two signals input to the PD are substantially equal in frequency. Similarly, a reference divider (R) can be used for the reference signal to obtain a smaller phase-detection frequency.
在微波频率综合器的所有技术指标中,相位噪声(Phase noise)和跳频时间是两项核心的指标。其中,跳频时间是指频率综合器从一个输出频率变换到另一个输出频率所需要的转换时间。一般说来,跳频时间越短的微波频率器件的性能越好;调频时间短的微波频率器件在雷达、跳频通讯、电子对抗等领域有非常大的应用空间,将微波频率器件的调频时间缩短是本领域专业技术人员一直努力研究的方向。 Among all the specifications of the microwave frequency synthesizer, phase noise and frequency hopping time are two core indicators. Among them, the frequency hopping time refers to the conversion time required for the frequency synthesizer to change from one output frequency to another. Generally speaking, the shorter the frequency hopping time, the better the performance of the microwave frequency device; the microwave frequency device with short frequency modulation time has a very large application space in the fields of radar, frequency hopping communication, electronic countermeasures, etc., and the frequency modulation time of the microwave frequency device Shortening is the direction that the skilled person in the field has been working hard to study.
影响跳频时间的因素有很多,目前跳频时间最快的频率源架构是直接频率合成(DDS),但是直接频率合成(DDS)也有自身的缺点,如:架构复杂、体积庞大、杂散高等,这些缺点限制了其在频率源领域的广泛应用。在采用锁相环架构的频率综合器,由于结构简单、体积小、成本低、相噪杂散指标好等优点,仍然是目前使用最多的频率综合器架构。There are many factors affecting the frequency hopping time. The current frequency hopping architecture with the fastest hopping time is direct frequency synthesis (DDS), but direct frequency synthesis (DDS) also has its own shortcomings, such as: complex architecture, large size, high spurs, etc. These shortcomings limit their widespread use in the field of frequency sources. In the frequency synthesizer with phase-locked loop architecture, due to its simple structure, small size, low cost, good phase noise and spurs, it is still the most widely used frequency synthesizer architecture.
在锁相环架构中,跳频时间很难有精确地公式可以表达,一般给出经验公:In the phase-locked loop architecture, it is difficult to accurately express the frequency hopping time.
Figure PCTCN2015091515-appb-000001
Figure PCTCN2015091515-appb-000001
Figure PCTCN2015091515-appb-000002
Figure PCTCN2015091515-appb-000002
其中,LT为跳频时间,Fc为环路带宽,Ft为频率容差,也就是与目标频率的差频,在大家认可的频差范围内,即认定频率源已经处于锁定状态。Fj为跳跃频率,即如从F1跳跃到目标频率F2,那么Fj=F2-F1。Among them, LT is the frequency hopping time, Fc is the loop bandwidth, Ft is the frequency tolerance, which is the difference frequency with the target frequency. Within the frequency range that everyone agrees, the frequency source is determined to be locked. Fj is the hopping frequency, that is, if jumping from F1 to the target frequency F2, then Fj=F2-F1.
由上述公式可见,如果在Ft保持一定的情况下,要减小LT为跳频时间的值,需要尽量小的跳跃频率,尽量大的环路带宽。因此,人们在这两个方面采用了很多方法来努力解决锁相频率源的跳频时间。在提高环路带宽方面,采用了可变环路带宽来兼顾跳频时间和锁定后相噪指标的矛盾。在减小跳频频率方面,采用了预置电压来预置压控振荡器(VCO)的目标频率,使其输出频率逼近最终锁定频率,使得锁相环处于快速捕捉带内,减小锁定时间。It can be seen from the above formula that if the value of the hopping time is to be reduced when the Ft is kept constant, it is necessary to minimize the hopping frequency and maximize the loop bandwidth. Therefore, people have used many methods in these two aspects to try to solve the frequency hopping time of the phase-locked frequency source. In terms of increasing the loop bandwidth, variable loop bandwidth is used to balance the frequency hopping time and the post-locking phase noise index. In terms of reducing the frequency hopping frequency, a preset voltage is used to preset the target frequency of the voltage controlled oscillator (VCO), so that the output frequency approaches the final locking frequency, so that the phase locked loop is in the fast capture band, and the locking time is reduced. .
现有的技术方案主要是采用一个压控振荡器(VCO)辅助调谐电路,其主要的工作原理可以如图2所示。其主要工作原理是先通过已知的目标频率信息,结合压控振荡器(VCO)特性,计算出大致的调谐电压,通过压控振荡器(VCO)粗调谐电路加在压控振荡器(VCO)调谐段,使得压控振荡器(VCO)快速预置到目标频率附近,然后再将电路切换到锁相环电路,达到减小跳频频差的目 的,减小跳频时间。The existing technical solution mainly uses a voltage controlled oscillator (VCO) to assist the tuning circuit, and the main working principle thereof can be as shown in FIG. 2 . The main working principle is to calculate the approximate tuning voltage by using the known target frequency information combined with the characteristics of the voltage controlled oscillator (VCO). The voltage controlled oscillator (VCO) is used to add the voltage to the voltage controlled oscillator (VCO). The tuning section allows the voltage controlled oscillator (VCO) to be quickly preset to the vicinity of the target frequency, and then switches the circuit to the phase-locked loop circuit to reduce the frequency hopping frequency difference. , reduce the frequency hopping time.
上述方案的缺点主要是当锁相环锁定时,压控振荡器(VCO)的调谐电压VT与压控振荡器(VCO)所需要输出的频率相对应;即当锁相频率源需要从F1跳跃到F2,那么F1对应的调谐电压VT1也要变化到F2对应的调谐电压VT2;现有方案中通过外部预置电压减小了跳跃频率,但调谐电压从VT1变化到VT2的过程也是需要一定时间。原因在于,鉴相器驱动调谐电压的变化是靠鉴相器电荷泵电流给环路滤波器中的电容充放电完成的,这个电容的充放电时间(大约在uS量级)在现有方案中是无法避免的,也在跳频时间中占到主要部分。The shortcoming of the above scheme is mainly that when the phase locked loop is locked, the tuning voltage VT of the voltage controlled oscillator (VCO) corresponds to the frequency required for the voltage controlled oscillator (VCO); that is, when the phase locked frequency source needs to jump from F1 To F2, the tuning voltage VT1 corresponding to F1 also changes to the tuning voltage VT2 corresponding to F2; in the prior art, the skip frequency is reduced by the external preset voltage, but the process of tuning the voltage from VT1 to VT2 also takes a certain time. . The reason is that the phase changer drives the tuning voltage change by charging and discharging the capacitor in the loop filter by the phase detector charge pump current. The charge and discharge time of this capacitor (about the order of uS) is in the existing scheme. It is unavoidable and also accounts for the main part of the hopping time.
发明内容Summary of the invention
本发明的目的在于克服现有技术中所存在的上述不足,提供一种快速锁定微波频率源电路及设备,在现有技术的基础上通过将预置电路模块设置于环路滤波器和压控振荡器之间,来解决现有预置方案中由于调谐电压VT变化带来的充电时间开销,进一步减小锁相频综源的跳频锁定时间。The object of the present invention is to overcome the above-mentioned deficiencies in the prior art, and to provide a fast locking microwave frequency source circuit and device. The preset circuit module is set in a loop filter and voltage control based on the prior art. Between the oscillators, to solve the charging time overhead caused by the tuning voltage VT change in the existing preset scheme, the frequency hopping locking time of the phase-locked frequency synthesizer is further reduced.
为了实现上述发明目的,本发明提供如下发明技术方案:一种快速锁定微波频率源电路,包括:取样鉴相器、环路滤波器、预置电路模块,分频器以及压控振荡器;其中所述取样鉴相器与所述环路滤波器的一端相连,所述环路滤波器的另一端与所述预置电路模块相连,所述预置电路模块的另一端与所述压控振荡器相连,所述压控振荡器通过分频器与所述取样鉴相器相连。In order to achieve the above object, the present invention provides the following technical solution: a fast locking microwave frequency source circuit, comprising: a sampling phase detector, a loop filter, a preset circuit module, a frequency divider, and a voltage controlled oscillator; The sampling phase detector is connected to one end of the loop filter, and the other end of the loop filter is connected to the preset circuit module, and the other end of the preset circuit module and the voltage controlled oscillation The voltage controlled oscillator is connected to the sampling phase detector through a frequency divider.
工作时,所述取样鉴相器将由参考源REF所发出信号的相位信息和所述压控振荡器信号的相位信息进行比较,并将这两个信号的相位误差转换为误差电压,该误差电压由环路滤波器滤波后输入预置电路模块中,所述预置电路模块将输入的电压进行相应调整后,作为压控振荡器的控制电压,所述压控振荡器根据控制电压改变其输出频率,当闭环系统稳定后,所述压控振荡器的输出频 率即达到所需要的频率,完成输出频率与参考频率的锁定。本发明相比于现有技术,将预置电路放置到环路内,通过调节预置来调节原有F1频率锁定电压V01到目标频率F2的调谐电压V02的变化条件;这个过程中电路中的VT,即电荷泵电压却始终保持恒定,从而对电容的充电时间为零,直接解决了现有方案中充电时间带来的跳频开销,减小了跳频时间。In operation, the sampling phase detector compares phase information of a signal emitted by the reference source REF with phase information of the voltage controlled oscillator signal, and converts phase errors of the two signals into an error voltage, the error voltage Filtered by the loop filter and input into the preset circuit module, the preset circuit module adjusts the input voltage accordingly, and serves as a control voltage of the voltage controlled oscillator, and the voltage controlled oscillator changes its output according to the control voltage. Frequency, the output frequency of the voltage controlled oscillator when the closed loop system is stable The rate is the desired frequency and the output frequency is locked to the reference frequency. Compared with the prior art, the present invention places a preset circuit into the loop, and adjusts the preset condition to adjust the variation condition of the tuning voltage V02 of the original F1 frequency locking voltage V01 to the target frequency F2; VT, that is, the charge pump voltage is always kept constant, so that the charging time of the capacitor is zero, which directly solves the frequency hopping overhead caused by the charging time in the existing scheme and reduces the frequency hopping time.
作为一种优选,所述预置电路模块,包括数模转换器和电阻。所述数模转换模块的输入端连接所述环路滤波器,所述数模转换模块的输出端与电阻相连;所述电阻的另一端与所述压控振荡器相连;所述电阻可以起到分压和保护作用,使得系统的工作更加稳定。As a preferred, the preset circuit module includes a digital to analog converter and a resistor. An input end of the digital-to-analog conversion module is connected to the loop filter, an output end of the digital-to-analog conversion module is connected to a resistor; and the other end of the resistor is connected to the voltage-controlled oscillator; To the partial pressure and protection, the system's work is more stable.
进一步的,通过对所述数模转换模块的数据进行预置;来调节原有F1频率锁定电压V01到目标频率F2的调谐电压V02的变化条件;通过数模转换器来调节和控制跳频的对应控制电压,具有响应时间短,控制方法简单等优势。Further, by adjusting the data of the digital-to-analog conversion module, the variation condition of the tuning voltage V02 of the original F1 frequency locking voltage V01 to the target frequency F2 is adjusted; and the frequency hopping is adjusted and controlled by the digital-to-analog converter. Corresponding to the control voltage, it has the advantages of short response time and simple control method.
进一步的。所述数模转换器为并口数模转换器,并口数模转换器的传输速度快,有利于缩短跳频时间;通过设置所述数模转换器的并行控制端口:D11~D15,来决定所述预置电路模块的输出电压V0的电压值。further. The digital-to-analog converter is a parallel-port digital-to-analog converter, and the parallel digital-to-analog converter has a fast transmission speed, which is beneficial to shorten the frequency hopping time; and the parallel control port of the digital-to-analog converter: D11~D15 is used to determine the The voltage value of the output voltage V0 of the preset circuit module.
假如在锁相频综锁定在F1频率时的调谐电压为V01,由于数模转换器的作用,使得VT和V01有线性关系:If the tuning voltage at the F1 frequency is V01 when the phase-locked frequency synthesizer is locked, the linear relationship between VT and V01 is due to the role of the digital-to-analog converter:
V01=A*VTV01=A*VT
其中,A为数模转换器的控制系数,由数模转换器的设置数据D11~D15决定,A的值为0~1之间的任意数,。Here, A is a control coefficient of the digital-to-analog converter, and is determined by the setting data D11 to D15 of the digital-to-analog converter, and the value of A is an arbitrary number between 0 and 1.
当需要将频率源由F1跳跃到F2时,VCO对应F2频率的调谐电压是V02。此时,由于数模转换器的作用,VT与V02仍有保持线性关系:When it is necessary to jump the frequency source from F1 to F2, the tuning voltage of the VCO corresponding to the F2 frequency is V02. At this time, due to the role of the digital-to-analog converter, VT and V02 still have a linear relationship:
V02=B*VT V02=B*VT
其中,B为数模转换器的控制系数,其值为0~1之间的任意数,由数模转换器的设置数据D11~D15决定。Here, B is a control coefficient of the digital-to-analog converter, and its value is an arbitrary number between 0 and 1, and is determined by the setting data D11 to D15 of the digital-to-analog converter.
因此,由此可得到,要保持VT为恒定,那么Therefore, it can be obtained that, to keep VT constant, then
B=(A*V02)/V01B=(A*V02)/V01
这样,只需要设定新的数模转换器的设定值D11~D15,使得B满足式B=(A*V02)/V01的关系,就可以保证电荷泵电压VT恒定。Thus, it is only necessary to set the new digital-to-analog converter setting values D11 to D15 so that B satisfies the relationship of the equation B=(A*V02)/V01, and the charge pump voltage VT can be kept constant.
进一步的,所述数模转换器控制端口D11~D15的设置值通过控制模块,控制模块中的处理芯片(比如说,FPGA或者MCU等控制芯片)根据需要跳转的频率计算出B的值,并转化为2进制代码,通过并口发送这个代码来控制数模转换器的输出值,来实现对数模转换器的设置。Further, the setting values of the digital-to-analog converter control ports D11-D15 are passed through the control module, and the processing chip (for example, the control chip such as an FPGA or an MCU) in the control module calculates the value of B according to the frequency of the jump required. And converted into a binary code, send this code through the parallel port to control the output value of the digital-to-analog converter to achieve the setting of the digital-to-analog converter.
作为一种优选,所述预置电路模块为:开关电阻网络模块;通过在开关电阻网络在实现在Vin电压不改变的情况下,完成V0调谐电压的不同电压预置;通过开关电阻网络的输出电压调节能力,来调节原有F1频率锁定电压V01到目标频率F2的调谐电压V02的变化条件。Preferably, the preset circuit module is: a switch resistor network module; and the different voltage presets of the V0 tuning voltage are completed by the switch resistor network in the case that the Vin voltage is not changed; the output through the switch resistor network The voltage adjustment capability is used to adjust the variation condition of the tuning voltage V02 of the original F1 frequency lock voltage V01 to the target frequency F2.
进一步的,本发明提供一种快速锁定微波频率源设备,所述设备包括上述快速锁定微波频率源电路,相比较于现有技术中的微波频率源设备的调频时间更短,性能更加优越。Further, the present invention provides a fast-locking microwave frequency source device, which includes the above-mentioned fast-locking microwave frequency source circuit, which has a shorter frequency modulation time and superior performance than the microwave frequency source device in the prior art.
与现有技术相比,本发明的有益效果:本发明提供一种快速锁定微波频率源电路及设备,其中所述快速锁定微波频率源电路,包括:取样鉴相器、环路滤波器、预置电路模块,分频器以及压控振荡器;其中所述取样鉴相器与所述环路滤波器的一端相连,所述环路滤波器的另一端与所述预置电路模块相连,所述预置电路模块的另一端与所述压控振荡器相连,所述压控振荡器通过分频器与所述取样鉴相器相连。相比于现有技术的所采用的辅助调谐电路,将预置 电路放置到环路内,通过调节预置来调节原有F1频率锁定电压V01到目标频率F2的调谐电压V02的变化条件;这个过程中电路中的VT,即电荷泵电压却始终保持恒定,从而对所述环路滤波器的电容充电时间为零,由于没有电荷泵充电时间,不论跳频频率变化的大小,均能保持一个小的锁定时间。直接解决了现有方案中充电时间带来的跳频开销,减小了跳频时间。Compared with the prior art, the present invention provides a fast locking microwave frequency source circuit and device, wherein the fast locking microwave frequency source circuit includes: a sampling phase detector, a loop filter, and a pre- a circuit module, a frequency divider, and a voltage controlled oscillator; wherein the sampling phase detector is connected to one end of the loop filter, and the other end of the loop filter is connected to the preset circuit module The other end of the preset circuit module is connected to the voltage controlled oscillator, and the voltage controlled oscillator is connected to the sampling phase detector through a frequency divider. Compared to the auxiliary tuning circuit used in the prior art, the preset will be preset The circuit is placed in the loop, and the variation condition of the tuning voltage V02 of the original F1 frequency locking voltage V01 to the target frequency F2 is adjusted by adjusting the preset; in this process, the VT in the circuit, that is, the charge pump voltage is always kept constant, thereby The capacitor charging time of the loop filter is zero, and since there is no charge pump charging time, a small locking time can be maintained regardless of the frequency hopping frequency change. The frequency hopping overhead caused by the charging time in the existing solution is directly solved, and the frequency hopping time is reduced.
附图说明:BRIEF DESCRIPTION OF THE DRAWINGS:
图1为现有技术中锁相环电路结构。1 is a prior art phase locked loop circuit structure.
图2为本发明现有技术中微波频率源电路结构示意图。2 is a schematic structural view of a microwave frequency source circuit in the prior art of the present invention.
图3为本发明一种快速锁定微波频率源电路模块结构示意图。FIG. 3 is a schematic structural diagram of a fast locking microwave frequency source circuit module according to the present invention.
图4为本发明一种快速锁定微波频率源电路结构示意图。4 is a schematic structural view of a circuit for quickly locking a microwave frequency source according to the present invention.
图5为本发明一种快速锁定微波频率源跳频时间测试示意图。FIG. 5 is a schematic diagram of a frequency hopping time test of a fast locked microwave frequency source according to the present invention.
图6为开关电阻网络的预置电路的结构示意图。FIG. 6 is a schematic structural diagram of a preset circuit of a switched resistor network.
具体实施方式detailed description
下面结合试验例及具体实施方式对本发明作进一步的详细描述。但不应将此理解为本发明上述主题的范围仅限于以下的实施例,凡基于本发明内容所实现的技术均属于本发明的范围。The present invention will be further described in detail below in conjunction with the test examples and specific embodiments. However, the scope of the above-mentioned subject matter of the present invention should not be construed as being limited to the following embodiments, and the technology implemented based on the present invention is within the scope of the present invention.
本发明提供一种快速锁定微波频率源电路及设备,在现有技术的基础上通过解决现有预置方案中由于调谐电压VT变化带来的充电时间开销,进一步减小锁相频综源的跳频锁定时间。The invention provides a fast locking microwave frequency source circuit and device, and further reduces the charging time overhead caused by the tuning voltage VT change in the existing preset scheme on the basis of the prior art, thereby further reducing the phase-locked frequency comprehensive source Frequency hop lock time.
为了实现上述发明目的,本发明提供如下发明技术方案:如图3所示一种快速锁定微波频率源电路,包括:取样鉴相器PD、环路滤波器LF、预置电路 模块,分频器1/N以及压控振荡器VCO;其中所述取样鉴相器PD与所述环路滤波器LF的一端相连,所述环路滤波器LF的另一端与所述预置电路模块相连,所述预置电路模块的另一端与所述压控振荡器VCO相连,所述压控振荡器VCO通过分频器1/N与所述取样鉴相器PD相连。In order to achieve the above object, the present invention provides the following technical solution: as shown in FIG. 3, a fast-locking microwave frequency source circuit includes: a sampling phase detector PD, a loop filter LF, and a preset circuit. a module, a frequency divider 1/N, and a voltage controlled oscillator VCO; wherein the sampling phase detector PD is connected to one end of the loop filter LF, and the other end of the loop filter LF and the preset The circuit module is connected, and the other end of the preset circuit module is connected to the voltage controlled oscillator VCO, and the voltage controlled oscillator VCO is connected to the sampling phase detector PD through a frequency divider 1/N.
工作时,所述取样鉴相器将由参考源REF所发出信号的相位信息和所述压控振荡器信号的相位信息进行比较,并将这两个信号的相位误差转换为误差电压,该误差电压由环路滤波器滤波后输入预置电路模块中,所述预置电路模块将输入的电压进行相应调整后,作为压控振荡器的控制电压,所述压控振荡器根据控制电压改变其输出频率,当闭环系统稳定后,所述压控振荡器的输出频率即达到所需要的频率,完成输出频率与参考频率的锁定。本发明中,相比于现有技术,将预置电路放置到环路内,通过调节预置来调节原有F1频率锁定电压V01到目标频率F2的调谐电压V02的变化条件;这个过程中电路中的VT,即电荷泵电压却始终保持恒定,从而对电容的充电时间为零,直接解决了现有方案中充电时间带来的跳频开销,减小了跳频时间。In operation, the sampling phase detector compares phase information of a signal emitted by the reference source REF with phase information of the voltage controlled oscillator signal, and converts phase errors of the two signals into an error voltage, the error voltage Filtered by the loop filter and input into the preset circuit module, the preset circuit module adjusts the input voltage accordingly, and serves as a control voltage of the voltage controlled oscillator, and the voltage controlled oscillator changes its output according to the control voltage. Frequency, when the closed-loop system is stabilized, the output frequency of the voltage-controlled oscillator reaches the required frequency, and the output frequency is locked with the reference frequency. In the present invention, compared with the prior art, the preset circuit is placed in the loop, and the variation condition of the tuning voltage V02 of the original F1 frequency locking voltage V01 to the target frequency F2 is adjusted by adjusting the preset; The VT, that is, the charge pump voltage is always kept constant, so that the charging time of the capacitor is zero, which directly solves the frequency hopping overhead caused by the charging time in the existing scheme and reduces the frequency hopping time.
优选的,如图4所示,所述预置电路模块,包括数模转换器和电阻。所述数模转换模块的输入端连接所述环路滤波器,所述数模转换模块的输出端与电阻相连;所述电阻的另一端与所述压控振荡器相连。Preferably, as shown in FIG. 4, the preset circuit module includes a digital to analog converter and a resistor. An input end of the digital-to-analog conversion module is connected to the loop filter, and an output end of the digital-to-analog conversion module is connected to a resistor; and the other end of the resistor is connected to the voltage-controlled oscillator.
进一步的,通过对所述数模转换模块的数据进行预置;来调节原有F1频率锁定电压V01到目标频率F2的调谐电压V02的变化条件。Further, by changing the data of the digital-to-analog conversion module, the variation condition of the tuning voltage V02 of the original F1 frequency locking voltage V01 to the target frequency F2 is adjusted.
进一步的。所述数模转换器为并口数模转换器,通过设置所述数模转换器的并行控制端口:D11~D15,来决定所述预置电路模块的输出电压V0的电压值。further. The digital-to-analog converter is a parallel-port digital-to-analog converter, and the voltage value of the output voltage V0 of the preset circuit module is determined by setting parallel control ports of the digital-to-analog converter: D11 to D15.
假如在锁相频综锁定在F1频率时的调谐电压为V01,由于数模转换器的作用,使得VT和V01有线性关系: If the tuning voltage at the F1 frequency is V01 when the phase-locked frequency synthesizer is locked, the linear relationship between VT and V01 is due to the role of the digital-to-analog converter:
V01=A*VTV01=A*VT
其中,A为0~1之间的任意数,由数模转换器的设置数据D11~D15决定。Here, A is an arbitrary number between 0 and 1, and is determined by the setting data D11 to D15 of the digital-to-analog converter.
当需要将频率源由F1跳跃到F2时,VCO对应F2频率的调谐电压是V02。此时,由于数模转换器的作用,VT与V02仍有保持线性关系:When it is necessary to jump the frequency source from F1 to F2, the tuning voltage of the VCO corresponding to the F2 frequency is V02. At this time, due to the role of the digital-to-analog converter, VT and V02 still have a linear relationship:
V02=B*VTV02=B*VT
其中,B为0~1之间的任意数,由数模转换器的设置数据D11~D15决定。Here, B is an arbitrary number between 0 and 1, and is determined by the setting data D11 to D15 of the digital-to-analog converter.
因此,由此可得到,要保持VT为恒定,那么Therefore, it can be obtained that, to keep VT constant, then
B=(A*V02)/V01B=(A*V02)/V01
这样,只需要设定新的数模转换器的设定值D11~D15,使得B满足式B=(A*V02)/V01的关系,就可以保证电荷泵电压VT恒定。Thus, it is only necessary to set the new digital-to-analog converter setting values D11 to D15 so that B satisfies the relationship of the equation B=(A*V02)/V01, and the charge pump voltage VT can be kept constant.
进一步的,所述数模转换器控制端口D11~D15的设置值,通过控制模块(比如说MCU)来实现。经过试验测试采用本发明电路设备所实现的跳频时间如图5所示:跳频时间缩小到1.17uS,为目前锁相环架构频率源的最优跳频时间。Further, the digital-to-analog converter controls the setting values of the ports D11-D15, and is implemented by a control module (such as an MCU). After the test, the frequency hopping time realized by the circuit device of the present invention is as shown in FIG. 5: the frequency hopping time is reduced to 1.17 uS, which is the optimal frequency hopping time of the current phase-locked loop architecture frequency source.
优选的,所述预置电路模块为:开关电阻网络模块;通过在开关电阻网络在实现在VT电压不改变的情况下,完成V0调谐电压的不同电压预置;通过开关电阻网络的输出电压调节能力,来调节原有F1频率锁定电压V01到目标频率F2的调谐电压V02的变化条件。Preferably, the preset circuit module is: a switch resistor network module; and different voltage presets of the V0 tuning voltage are completed by the switch resistor network in the case that the VT voltage is not changed; and the output voltage of the switch resistor network is adjusted. The ability to adjust the change condition of the tuning voltage V02 of the original F1 frequency lock voltage V01 to the target frequency F2.
开关电阻网络如图6所示,一般选择R=50KΩ,Rl为VCO的等效输入阻抗,大约为MΩ量级。The switching resistor network is shown in Figure 6. R = 50KΩ is generally selected. Rl is the equivalent input impedance of the VCO, which is on the order of MΩ.
该开关电阻网络的输出电压V0为:The output voltage V0 of the switch resistor network is:
Figure PCTCN2015091515-appb-000003
Figure PCTCN2015091515-appb-000003
其中,D表示每个开关的状态,如果开关连接VT时,D=1,如果开关连接地时,D=0。通过不同开关的通断控制,该电路能实现电压步进为:
Figure PCTCN2015091515-appb-000004
的电压调节。
Where D indicates the state of each switch. If the switch is connected to VT, D=1, if the switch is connected to ground, D=0. Through the on/off control of different switches, the circuit can achieve voltage stepping:
Figure PCTCN2015091515-appb-000004
Voltage regulation.
通过开关电阻网络来进行目标频率的压控振荡器的控制电压的预置过程为:由控制器模块计算出目标频率对应的压控振荡器的控制电压V02;控制器模块控制开关电阻网络使其输出电压为V02,这样实现在VT电压不改变的情况下,完成V0调谐电压的不同电压预置。The preset voltage of the control voltage of the voltage controlled oscillator through the switch resistor network is: the controller module calculates the control voltage V02 of the voltage controlled oscillator corresponding to the target frequency; the controller module controls the switch resistor network to make it The output voltage is V02, so that different voltage presets of the V0 tuning voltage are completed without changing the VT voltage.
进一步的,本发明提供一种快速锁定微波频率源设备,所述设备包括上述快速锁定微波频率源电路,相比较于现有技术中的微波频率源设备的调频时间更短,性能更加优越。Further, the present invention provides a fast-locking microwave frequency source device, which includes the above-mentioned fast-locking microwave frequency source circuit, which has a shorter frequency modulation time and superior performance than the microwave frequency source device in the prior art.
总之,本发明提供一种快速锁定微波频率源电路及设备,在现有技术的基础上通过将预置电路模块设置于环路滤波器和压控振荡器之间,来解决现有预置方案中由于调谐电压VT变化带来的充电时间开销,进一步减小锁相频综源的跳频锁定时间。其中所述快速锁定微波频率源电路,包括:取样鉴相器、环路滤波器、预置电路模块,分频器以及压控振荡器;其中所述取样鉴相器与所述环路滤波器的一端相连,所述环路滤波器的另一端与所述预置电路模块相连,所述预置电路模块的另一端与所述压控振荡器相连,所述压控振荡器通过分频器与所述取样鉴相器相连。相比于现有技术的所采用的辅助调谐电路,将预置电路放置到环路内,通过调节预置来调节原有F1频率锁定电压V01到目标频率F2的调谐电压V02的变化条件;这个过程中电路中的VT,即电荷泵电压却始终保持恒定,从而对电容的充电时间为零,由于没有电荷泵充电时间,不论跳频频率变化的大小,均能保持一个小的锁定时间,经过试验测试采用本发明电路设备所实现的跳频时间缩小到1.17uS,为目前锁相环架构频率源的最优跳频时间。 In summary, the present invention provides a fast locking microwave frequency source circuit and device, which solves the existing preset scheme by setting a preset circuit module between a loop filter and a voltage controlled oscillator on the basis of the prior art. The frequency-hopping lock time of the phase-locked frequency synthesizer is further reduced due to the charging time overhead caused by the change of the tuning voltage VT. The fast-locking microwave frequency source circuit includes: a sampling phase detector, a loop filter, a preset circuit module, a frequency divider, and a voltage controlled oscillator; wherein the sampling phase detector and the loop filter One end of the loop filter is connected to the preset circuit module, the other end of the preset circuit module is connected to the voltage controlled oscillator, and the voltage controlled oscillator passes through a frequency divider. Connected to the sampling phase detector. Compared with the auxiliary tuning circuit used in the prior art, the preset circuit is placed in the loop, and the variation condition of the tuning voltage V02 of the original F1 frequency locking voltage V01 to the target frequency F2 is adjusted by adjusting the preset; During the process, the VT in the circuit, that is, the charge pump voltage is always kept constant, so that the charging time of the capacitor is zero. Since there is no charge pump charging time, regardless of the frequency of the frequency hopping frequency, a small locking time can be maintained. The test test uses the circuit device of the present invention to reduce the frequency hopping time to 1.17uS, which is the optimal frequency hopping time of the current phase-locked loop architecture frequency source.

Claims (9)

  1. 一种快速锁定微波频率源电路,其特征是:预置电路模块位于环路滤波器和压控振荡器之间。A fast locking microwave frequency source circuit is characterized in that a preset circuit module is located between a loop filter and a voltage controlled oscillator.
  2. 如权利要求1所述的快速锁定微波频率源电路,其特征是:所述环路滤波器将误差电压滤波后,输入预置电路模块中,所述预置电路模块将输入的电压进行相应调整后,作为压控振荡器的控制电压,所述压控振荡器根据控制电压改变其输出频率,当闭环系统稳定后,所述压控振荡器的输出频率即达到所需要的频率,完成输出频率与参考频率的锁定。The fast-locking microwave frequency source circuit according to claim 1, wherein the loop filter filters the error voltage and inputs the preset circuit module, and the preset circuit module adjusts the input voltage accordingly. Thereafter, as the control voltage of the voltage controlled oscillator, the voltage controlled oscillator changes its output frequency according to the control voltage. When the closed loop system is stabilized, the output frequency of the voltage controlled oscillator reaches the required frequency, and the output frequency is completed. Lock with reference frequency.
  3. 如权利要求1或2所述的快速锁定微波频率源电路,其特征是:所述预置电路模块包括数模转换器和电阻,所述数模转换模块的输入端连接所述环路滤波器,所述数模转换模块的输出端与电阻相连;所述电阻的另一端与所述压控振荡器相连。The fast-locking microwave frequency source circuit according to claim 1 or 2, wherein the preset circuit module comprises a digital-to-analog converter and a resistor, and an input end of the digital-to-analog conversion module is connected to the loop filter The output of the digital-to-analog conversion module is coupled to a resistor; the other end of the resistor is coupled to the voltage controlled oscillator.
  4. 如权利要求3所述的快速锁定微波频率源电路,其特征是:通过对所述数模转换模块的数据进行预置,来调节原有F1频率锁定电压V01到目标频率F2的调谐电压V02的变化条件。The fast-locking microwave frequency source circuit according to claim 3, wherein the tuning voltage V02 of the original F1 frequency locking voltage V01 to the target frequency F2 is adjusted by presetting the data of the digital-to-analog conversion module. Changing conditions.
  5. 如权利要求4所述的快速锁定微波频率源电路,其特征是:所述数模转换器为并口数模转换器,通过设置所述数模转换器的并行控制端口数据,来决定所述预置电路模块的输出电压V0的电压值。A fast-locking microwave frequency source circuit according to claim 4, wherein said digital-to-analog converter is a parallel-port digital-to-analog converter, and said pre-determination is performed by setting parallel control port data of said digital-to-analog converter Set the voltage value of the output voltage V0 of the circuit module.
  6. 如权利要求5所述的快速锁定微波频率源电路,其特征是:所述数模转换器控制端口D11~D15的预置通过控制模块来实现。The fast-locking microwave frequency source circuit of claim 5, wherein the preset of the digital-to-analog converter control ports D11-D15 is implemented by a control module.
  7. 如权利要求6所述的快速锁定微波频率源电路,其特征是:所述控制模块包括FPGA或者MCU处理芯片。The fast lock microwave frequency source circuit of claim 6 wherein said control module comprises an FPGA or MCU processing chip.
  8. 如权利要求1或2所述的快速锁定微波频率源电路,其特征是:所述预置电路模块为开关电阻网络。 The fast-locking microwave frequency source circuit according to claim 1 or 2, wherein the preset circuit module is a switched resistor network.
  9. 一种快速锁定微波频率源设备,其特征是:包括如权利要求1至7之一所述的快速锁定微波频率源电路。 A fast-locking microwave frequency source device, comprising: the fast-locking microwave frequency source circuit according to any one of claims 1 to 7.
PCT/CN2015/091515 2015-04-01 2015-10-09 Circuit and equipment for quickly locking microwave frequency source WO2016155278A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201510151731.0 2015-04-01
CN201510151731.0A CN104702276B (en) 2015-04-01 2015-04-01 A kind of quick lock in microwave frequency source circuit and equipment

Publications (1)

Publication Number Publication Date
WO2016155278A1 true WO2016155278A1 (en) 2016-10-06

Family

ID=53349091

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2015/091515 WO2016155278A1 (en) 2015-04-01 2015-10-09 Circuit and equipment for quickly locking microwave frequency source

Country Status (2)

Country Link
CN (1) CN104702276B (en)
WO (1) WO2016155278A1 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104702276B (en) * 2015-04-01 2017-11-03 成都西蒙电子技术有限公司 A kind of quick lock in microwave frequency source circuit and equipment
CN105141309B (en) * 2015-09-24 2017-11-14 山东大学 A kind of phase locked loop fast lock circuit and its operation method for frequency hopping communications
CN116405058B (en) * 2023-06-09 2023-09-29 中星联华科技(北京)有限公司 Fast frequency hopping locking circuit and operation method thereof

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11177416A (en) * 1997-12-08 1999-07-02 Nec Corp Pll circuit
CN101453210A (en) * 2007-12-05 2009-06-10 奇景光电股份有限公司 Delay locked loop circuit and method for eliminating jitter and offset therein
CN101841329A (en) * 2010-06-12 2010-09-22 中兴通讯股份有限公司 Phase-locked loop, and voltage-controlled device and method
CN102405597A (en) * 2009-04-26 2012-04-04 高通股份有限公司 Supply-regulated phase-locked loop (pll) and method of using
CN104702276A (en) * 2015-04-01 2015-06-10 成都西蒙电子技术有限公司 Fast locking microwave frequency resource circuit and equipment
CN204442345U (en) * 2015-04-01 2015-07-01 成都西蒙电子技术有限公司 A kind of quick lock in Microwave Frequency Source phase lock circuitry and equipment

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11177416A (en) * 1997-12-08 1999-07-02 Nec Corp Pll circuit
CN101453210A (en) * 2007-12-05 2009-06-10 奇景光电股份有限公司 Delay locked loop circuit and method for eliminating jitter and offset therein
CN102405597A (en) * 2009-04-26 2012-04-04 高通股份有限公司 Supply-regulated phase-locked loop (pll) and method of using
CN101841329A (en) * 2010-06-12 2010-09-22 中兴通讯股份有限公司 Phase-locked loop, and voltage-controlled device and method
CN104702276A (en) * 2015-04-01 2015-06-10 成都西蒙电子技术有限公司 Fast locking microwave frequency resource circuit and equipment
CN204442345U (en) * 2015-04-01 2015-07-01 成都西蒙电子技术有限公司 A kind of quick lock in Microwave Frequency Source phase lock circuitry and equipment

Also Published As

Publication number Publication date
CN104702276A (en) 2015-06-10
CN104702276B (en) 2017-11-03

Similar Documents

Publication Publication Date Title
US7042253B2 (en) Self-calibrating, fast-locking frequency synthesizer
US8154350B2 (en) PLL with continuous and bang-bang feedback controls
US20020136342A1 (en) Sample and hold type fractional-N frequency synthesezer
GB2424325A (en) Tuning phase locked loops
CN104202048A (en) Broadband totally-integrated phase-locked loop frequency synthesizer
EP1057265A1 (en) Phase lock loop enabling smooth loop bandwidth switching
US7969248B1 (en) Oscillator tuning for phase-locked loop circuit
KR20140130022A (en) Pll frequency synthesizer with multi-curve vco implementing closed loop curve searching using charge pump current modulation
KR100519482B1 (en) Phase Locked Loop Frequency Synthesizer where Frequency Gain Variation of Voltage Controlled Oscillator is Compensated
CN110445491B (en) Phase-locked loop based on preset frequency and dynamic loop bandwidth
WO2018000530A1 (en) Calibration system and method for voltage-controlled oscillator in phase-locked loop
WO2016155278A1 (en) Circuit and equipment for quickly locking microwave frequency source
CN110417406A (en) The digital phase-locked loop of broadband frequency source is realized using integrated multisection type broadband VCO
CN103684433A (en) Broadband frequency synthesizer
TWI633760B (en) Signal transmitter
CN105577183B (en) A kind of double loop charge pump bandwidth self-adaption phaselocked loop
EP3700091A1 (en) Feedback control for accurate signal generation
US8629728B2 (en) VCO control circuit and method thereof, fast locking PLL and method for fast locking PLL
US10218367B2 (en) Frequency synthesizing device and automatic calibration method thereof
US8638141B1 (en) Phase-locked loop
CN111030683B (en) Low-pass filter, phase-locked loop and radar system
CN103916124B (en) A kind of injection locking frequency dividing structure of band automatic frequency verifying function
US7023249B1 (en) Phase locked loop with low phase noise and fast tune time
KR101228867B1 (en) Frequency synthesizer having low phase noise characteristic
US11374580B2 (en) Charge pump phase locked loop with low controlled oscillator gain

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 15887232

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 15887232

Country of ref document: EP

Kind code of ref document: A1

122 Ep: pct application non-entry in european phase

Ref document number: 15887232

Country of ref document: EP

Kind code of ref document: A1