Classifications

• • G—PHYSICS
  • G06—COMPUTING OR CALCULATING; COUNTING
  • G06F—ELECTRIC DIGITAL DATA PROCESSING
  • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
  • G06F1/02—Digital function generators
  • G06F1/022—Waveform generators, i.e. devices for generating periodical functions of time, e.g. direct digital synthesizers
• • H—ELECTRICITY
  • H03—ELECTRONIC CIRCUITRY
  • H03K—PULSE TECHNIQUE
  • H03K4/00—Generating pulses having essentially a finite slope or stepped portions
  • H03K4/06—Generating pulses having essentially a finite slope or stepped portions having triangular shape
• • H—ELECTRICITY
  • H03—ELECTRONIC CIRCUITRY
  • H03K—PULSE TECHNIQUE
  • H03K7/00—Modulating pulses with a continuously-variable modulating signal
  • H03K7/08—Duration or width modulation ; Duty cycle modulation
• • H—ELECTRICITY
  • H03—ELECTRONIC CIRCUITRY
  • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
  • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
  • H03M1/66—Digital/analogue converters
  • H03M1/82—Digital/analogue converters with intermediate conversion to time interval
  • H03M1/822—Digital/analogue converters with intermediate conversion to time interval using pulse width modulation
  • H03M1/825—Digital/analogue converters with intermediate conversion to time interval using pulse width modulation by comparing the input signal with a digital ramp signal
• • H—ELECTRICITY
  • H03—ELECTRONIC CIRCUITRY
  • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
  • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
  • H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
  • H03M1/0617—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence
  • H03M1/0626—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence by filtering
  • H03M1/0631—Smoothing

Definitions

• the present disclosure relates to pulse width modulation (PWM) audio applications, and, more particularly, to a digital-to-analog converter (DAC) comprising slope and pulse density modulation (PDM) generators, blanking and delay logic, and a low pass filter; and that provides triangle wave generation used for converting an analog waveform into a digital PWM train of pulses.
• PWM pulse width modulation
• DAC digital-to-analog converter
• PDM pulse density modulation
• PWM pulse-width modulation
• PWM modulators are stable up to nearly 100 percent modulation, in concept permitting high output power up to the point of overloading. Therefore it is desirable for the amplitude (height) and slope of the triangle wave to be adjusted for optimal performance of the PWM modulator with a given analog input signal.
• PDM pulse density modulation
• DAC digital-to-analog converter
• a pulse density modulated digital-to-analog converter (PDM DAC) with triangle wave generation may comprise: a pulse density modulation (PDM) generator; a low pass filter coupled to an output of the PDM generator; and a triangle wave generator having an output that may be coupled to the PDM generator, wherein the output of the PDM generator may be determined by digital values generated by the triangle wave generator.
• PDM pulse density modulation
• the triangle wave generator may generate monotonically increasing digital values until a maximum digital value may be reached then monotonically decreasing digital values until a minimum digital value may be reached.
• the monotonically increasing digital values may go from the minimum digital value to the maximum digital value, and the monotonically decreasing digital values may go from the maximum digital value to the minimum digital value.
• the monotonically increasing digital values and the monotonically decreasing digital values may repeat.
• the maximum digital value may be programmable.
• the minimum digital value may be programmable.
• a rate of change of the monotonically increasing digital values may be programmable.
• a rate of change of the monotonically decreasing digital values may be programmable .
• a pulse density from the PDM generator may be proportional to the digital values.
• an output from the low pass filter may provide an analog triangle wave.
• a rate of change of the monotonically increasing digital values may determine a positive slope of the analog triangle waveform.
• the rate of change of the monotonically decreasing digital values may determine a negative slope of the analog triangle waveform.
• the maximum digital value may determine a maximum amplitude of the analog triangle waveform.
• the minimum digital value may determine a minimum amplitude of the analog triangle waveform.
• the PDM generator may comprise: an accumulator; an increment register; an adder having an output coupled to an input of the accumulator, a first input coupled to an output of the increment register, and a second input coupled to an output of the accumulator; and a flip-flop having an input coupled to a carry output from the adder.
• the low pass filter may have at least one pole.
• the low pass filter may comprise at least one resistor and at least one capacitor.
• triangle wave generator may comprise: a slope accumulator; a high value comparator coupled to an output of the slope accumulator; a low value comparator coupled to the output of the slope accumulator; an adder; a slope register having an output coupled to an input of the adder; and control logic, wherein the digital values may be provided by the triangle wave generator.
• a first slope step multiplexer and control logic may be provided for selecting a larger than normal slope value to cause the low pass filter to quickly track a change in slope direction.
• the PDM generator, low pass filter and triangle wave generator may be provided in a mixed signal integrated circuit.
• the mixed signal integrated circuit may be a microcontroller.
• the mixed signal integrated circuit may be selected from the group consisting of a microprocessor, a digital signal processor, an application specific integrated circuit (ASIC), and programmable logic array (PLA).
• a system for converting an analog waveform into a pulse width modulation (PWM) pulse train may comprise: an analog comparator having a first input coupled to an analog signal; and a second input coupled to the PDM DAC that may comprise: a pulse density modulation (PDM) generator; a low pass filter coupled to an output of the PDM generator; and a triangle wave generator having an output coupled to the PDM generator, wherein the output of the PDM generator may be determined by digital values generated by the triangle wave generator and an output from the analog comparator may comprise a PWM pulse train representative of the analog signal.
• PDM pulse density modulation
• Figure 1 illustrates a schematic block diagram of a circuit for digital audio PWM applications comprising a PDM DAC with triangle waveform output, a comparator and PWM signal conditioning, according to the teachings of this disclosure
• Figure 2 illustrates schematic graphs showing timing relationships for a triangle wave digital audio PWM application using the circuit shown in Figure 1 , according to the teachings of this disclosure
• Figure 3 illustrates a schematic block diagram of a simplified PDM DAC, according to a specific example embodiment of this disclosure
• Figure 4 illustrates a schematic block diagram of a slope generator used in combination with the PDM DAC of Figure 3 to provide a reoccurring periodic triangle waveform output, according to a specific example embodiment of this disclosure.
• Figure 5 illustrates a schematic block diagram of triangle wave mode control logic, according to a specific example embodiment of this disclosure.
• the PDM DAC with triangle wave generation provides a low cost way to generate triangle wave reference voltages to an analog comparator for generating a digital pulse width modulation (PDM) pulse train representation of the time varying amplitude of an analog signal.
• PDM digital pulse width modulation
• the PDM DAC with triangle wave generation is substantially a digital design, so design porting is not an issue when moving to new process technologies. The large digital content thereof scales well with process scaling.
• “Triangle wave” and “triangle waveform” will be used interchangeable herein.
• a triangle wave is a non-sinusoidal waveform named for its triangular shape. It is a periodic, piecewise linear, continuous real function. In physics, a wave is a disturbance or oscillation that travels through matter or space, accompanied by a transfer of energy.
• a phase accumulator style circuit generates an output stream of pulses.
• the density of the pulse stream is proportional to the input data value relative to the maximum value supported by the bit width of an adder.
• the output pulse density is representative of the desired output voltage.
• the pulse stream may be filtered with a resistor-capacitor (RC) low pass filter to yield an analog voltage.
• RC resistor-capacitor
• Faster clock rates support the use of smaller output filters that reduce circuit cost.
• This circuit provides triangle wave generation wherein the DAC output ramps up and down at a user specified rate (slope) between user specified maximum and minimum amplitude values.
• the up and down triangle wave ramp rates (up and down slopes) may be different and independent or the same.
• FIG. 1 depicted is a schematic block diagram of a circuit for digital audio PWM applications comprising a PDM DAC with triangle waveform output, a comparator and PWM signal conditioning, according to the teachings of this disclosure.
• the PDM DAC 106 provides a triangle waveform having a selectable period, high and low amplitudes and ramp up and down (slope) rates, all user selectable.
• FIG. 2 depicted are schematic graphs showing timing relationships for a triangle wave digital audio PWM application using the circuit shown in Figure 1, according to the teachings of this disclosure.
• the audio input and triangular wave are both centered around 0 volts, so that for an analog audio input at zero (0) volts, the duty ratio of the PWM output pulses is approximately 50 percent. For a large amplitude positive input, it is nearer 100 percent, and for a large amplitude negative input it is nearer zero percent. If the audio amplitude exceeds that of the triangle wave, full modulation occurs (100 percent on or off pulse width), where the pulse train stops switching, and the duty ratio within individual periods is either zero (0) percent or 100 percent.
• the PDM DAC may comprise a PDM generator 300 and a low pass filter 350.
• the PDM generator 300 may comprise an accumulator register 310, an increment value (DAC value) register 318, an adder (summer) 314, a first multiplexer 322, a second multiplexer 324, a DAClow SFR register 332, a DACLO register 328, a DACDAT SFR register 330, a DACHI register 326, and a D-latch 320.
• the adder (summer) 314 generates an overflow carry output (CO) signal 316 having a pulse output at a rate proportional to a value in the increment value register 318.
• the CO signal 316 is coupled to the D-input of the latch 320.
• the Q-output of the D-latch 320 may be coupled to a low pass filter, e.g., resistors Rl, R2 and capacitors CI and C2 forming a (RC) low pass filter 330.
• the low pass filter 330 shown in Figure 3 is a two pole RC low pass filter, but any type of low pass filter may be used and is contemplated herein.
• the accumulator register 310 and the adder 314 constantly add an increment value from the increment value register 318 to an accumulated sum in the adder 314. For non-zero input values, the accumulated sum will eventually overflow, wherein this overflow may be indicated via the CO signal 316 from the adder 314.
• the rate that the overflow occurs is related to the size of the increment value from the increment value register 318 versus the maximum value that the adder 314 can handle. For example, a 12-bit adder 314 has a maximum output of OxFFF. If the inputs to the adder 314, the accumulator value and the input value, exceed OxFFF, then a CO signal 316 is generated. The larger the input value, the more frequently the CO signal 316 may be generated.
• the resultant pulse stream from the CO signal 316 may then be filtered with a low pass filter 350.
• the resultant analog output voltage from the low pass filter 350 is proportional to the data input increment value from the increment value register 318.
• the low pass filter 350 may be the dominant "cost" for the complete PDM DAC 106. Using higher clock rates for the PDM DAC 106 allows the use of smaller components in the low pass filter 350, thus reducing the cost thereof. Higher clock rates also support higher conversion speeds making the PDM DAC 106 useable for a wider range of applications. However, the use of higher clock rates will also increase the current consumption of the PDM DAC 106.
• any low pass filter circuit design may be used to filter the Q-output of the D-latch 320 to produce an analog voltage signal, and one having ordinary skill in circuit design and the benefit of this disclosure may readily be able to design such a low pass filter circuit.
• SFR (Special Function Register) DACLOW 332 and DACDAT 330 are input registers that store the desired DAC voltage settings as specified by the user's software.
• the DACLO 328 and DACHI 326 registers transfer the user's settings from the SFR registers in the processor clock domain to the high speed clock domain of the PDM DAC.
• Multiplexer 324 selects either the DACLO 328 or the DACHI 326 as specified by the control logic during the rising nor falling portion of the triangle waveform generation.
• Multiplexer 322 selects either the data from multiplexer 324 or data from the slope accumulator 458. During triangle waveform operation, multiplexer 322 always selects the data from the slope accumulator 458.
• the data selected by multiplexer 324 is sent to the input of the slope accumulator 458 via the multiplexer 460.
• the low data from DACLO 328 register is used to initialize the slope accumulator 458 at the start of the upward slope portion of the triangle wave.
• the high data from DACHI 326 register is used to initialize the slope accumulator 458 at the start of the downward slope portion of the triangle wave.
• FIG 4 depicted is a schematic block diagram of a slope generator used in combination with the PDM DAC of Figure 3 to provide a reoccurring periodic triangle waveform output, according to a specific example embodiment of this disclosure.
• triangle wave mode the input data values to the PDM DAC 106 are repeatedly increased/decreased at a linear, user specified rate until the process is terminated.
• the triangle wave mode is a repeating cycle of monotonically increasing and decreasing slopes, is auto controlled, and does not rely on external control signals.
• the triangle wave generator generally represented by the numeral 400, provides triangle waveform generation wherein the PDM DAC 106 output ramps up and down at a user specified rate between user specified maximum and minimum amplitude values.
• the accumulator circuit changes direction to reach the other limit, the slope generator 400 will constantly change between positive and negative slopes.
• Figure 4 shows a circuit that computes intermediate data values to enable the PDM DAC 106 to generate controlled slopes as the PDM DAC 106 moves from one specified value to another.
• This circuit may operate at one-half the PDM clock generator frequency (e.g., 250 MHz nominal).
• the slope generator 400 used for generating reoccurring periodic triangle waveforms, may comprise a slope accumulator 458, an adder 462, a slope input register 464, slope equality comparators 452 and 454, a two's complement generator 470, a scaling multiplexer 467, and multiplexers 460 and 466.
• the function of the slope generator 400 is to increment/decrement the DAC data value at a user defined rate to reach a desired end point value.
• the slope generator 400 creates the triangle wave function.
• the slope input data from the user specifies the increment/decrement amount per iteration of the slope circuitry.
• This circuitry may be, for example but is not limited to, 16-bits wide to provide enough resolution over the expected slope durations and DAC data values.
• the slope input value may be converted to a two's complement negative value prior to input to the slope adder 462 so as to support negative slopes.
• the control logic 456 has many purposes, but for triangle wave generation, the circuit shown in figure 5 (elements 570, 572, 574, 576, 578, 580, 582, 584, 586) is a detailed description of the control logic 456.
• the control logic defines the direction (upward or downward of the triangle waveform via the wave direction flip-flop 582.
• the control logic output of the wave direction flip-flop 582 controls whether the slope accumulator 458 will be incremented or decremented via the selection of the true or complement triangle wave slope increment/decrement value via multiplexer 466 and the exclusive OR gate 468.
• the SLPCON SFR register 472 stores the user's specified positive slope increment rate, while the two's complement circuit 470 generates a negative slope decrement rate.
• the multiplexer 466 selects either the positive increment value or the negative increment (decrement) based on the output of the wave direction flip-flop 582 in the control logic 456.
• Multiplexer 467 may be used to provide an initial jump at the start of the slope process to reduce lag in the response of the filter 350.
• the purpose of the exclusive OR gate 468 is to provide the user the option of overriding (inverting) the polarity of the control circuitry so as to have the triangle waveform go upward instead of downward, and then downward instead of the upward direction. Some applications may want the waveform to start on either a high state or a low state along the triangle waveform.
• FIG. 5 depicted is a schematic block diagram of triangle wave mode control logic, according to a specific example embodiment of this disclosure.
• the wave direction flip-flop 582 alternates at the completion of each rising or falling edge sequence.
• the wave direction flip-flop 582 selects the increment/decrement value for the slope generator, and it selects the appropriate digital comparator 452, 454 (Fig. 4) to terminate the slope rising or falling slope.
• the high and low points of the wave form may be specified via the DACDAT register 330 and the DACLOW register 332 (Fig. 3), respectively.
• the slope of the triangle waveform may be specified by the SLPDAT register 472 (Fig. 4).
• the rise and fall times and the frequency of the triangle wave may be controlled via the SLPCON register 472.
• the very first clock cycle of the slope process may select a scaled value instead of the specified value to provide prompt DAC response to the DAC trajectory.
• the slope generator uses the specified data value from the SLPCON register 472 for incrementing/decrementing the DAC data value.
• the triangle wave mode is useful in digital audio applications where an analog input signals are sampled via an analog comparator using an triangle wave reference signal (see Fig. 1).
• the DAC output voltage is zero.
• the PSE signal may be derived from a bit in the SLPCON register 472.
• the Triangle wave function is a "4" step process:
• the cleared wave direction flip- flop 582 selects the DACDAT register 330 as the slope maximum limit value.
• the slope direction may be set as positive.
• the DACHIGEQ digital comparator 452 is selected as the signal to terminate the rising edge portion of the cycle.
• the slope accumulator 458 increases in value until the output from the DACHIGEQ comparator 452 is asserted.
• the wave direction flip-flop 582 is set.
• the wave direction flip-flop 582 selects the DACLO register 328 as the slope minimum limit value.
• the slope direction is set as negative.
• the DACLOLEQ comparator 454 is selected as the signal to terminate the falling edge portion of the cycle.
• the slope accumulator 458 decreases in value until the DACLOLEQ signal is asserted from the DACLOLEQ comparator 454.
• the wave direction flip-flop 582 is cleared.
• the cycle repeats.
• the DACDAT register 330 and DACLO register 328 specify the maximum and the minimum values for the triangle wave form.
• the DAT register 330 specifies the ramp up and ramp down rates for the triangle waveform.
• the FSS signal may be asserted for the first iteration of the slope or ramp process.
• the FSS signal may then select a larger than normal slope increment/decrement value, e.g., 16x, to provide enough change in DAC voltage to enable the low pass filter 350 to promptly track the desired slope so as to quickly get the analog low pass filter 350 to track the intended slope function.
• This small step change in DAC value creates a voltage differential that helps the low pass filter 350 to respond.
• a wave direction change signal (Fig. 5) may be asserted from the output of the NOR gate 586.
• the wave direction change signal may be ORed with the slope mode start signal to generate the FSS (First Step Scaling) signal that controls the scaling multiplexer 467 (Fig. 4).
• the wave direction flip-flop 582 is set and cleared as the slope generator 400 passes above the high DAC value in the DACDAT register 330 or below the low DAC value in the DACLOW register 332.
• the wave direction flip-flop 582 alternates as the slope ramps up to the positive limit and then downward to the negative limit.
• the first cycle of a slope process may use a 16x scaled increment/decrement value (not shown). This small step change in DAC value creates a voltage differential that helps the filter to respond.
• a wave direction change signal is asserted from the output of the Exclusive-OR gate 586.
• PDM generator low pass filter and triangle wave generator
• a mixed signal integrated circuit e.g., a microcontroller, a microprocessor, a digital signal processor, an application specific integrated circuit (ASIC), a programmable logic array (PLA) and the like.
• ASIC application specific integrated circuit
• PDA programmable logic array

Landscapes

• Engineering & Computer Science (AREA)
• Theoretical Computer Science (AREA)
• Physics & Mathematics (AREA)
• General Engineering & Computer Science (AREA)
• General Physics & Mathematics (AREA)
• Analogue/Digital Conversion (AREA)

Priority Applications (4)

Applications Claiming Priority (2)

Publications (1)

Family

ID=54602049

Family Applications (1)

Country Status (7)

Families Citing this family (13)

Citations (1)

Family Cites Families (18)

• 2014
  • 2014-11-11 US US14/538,036 patent/US9356613B1/en active Active
• 2015
  • 2015-11-09 CN CN201580060654.6A patent/CN107078725B/zh active Active
  • 2015-11-09 JP JP2017525087A patent/JP2017535199A/ja active Pending
  • 2015-11-09 KR KR1020177008888A patent/KR20170084018A/ko not_active Withdrawn
  • 2015-11-09 WO PCT/US2015/059665 patent/WO2016077192A1/en not_active Ceased
  • 2015-11-09 EP EP15797545.9A patent/EP3219009A1/en not_active Ceased
  • 2015-11-11 TW TW104137234A patent/TW201633707A/zh unknown

Patent Citations (1)

Non-Patent Citations (1)

Also Published As

Similar Documents

Legal Events