WO2016065743A1 - 一种数据保护方法、装置及供电模块 - Google Patents
一种数据保护方法、装置及供电模块 Download PDFInfo
- Publication number
- WO2016065743A1 WO2016065743A1 PCT/CN2015/070334 CN2015070334W WO2016065743A1 WO 2016065743 A1 WO2016065743 A1 WO 2016065743A1 CN 2015070334 W CN2015070334 W CN 2015070334W WO 2016065743 A1 WO2016065743 A1 WO 2016065743A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- resistor
- power supply
- power
- supply module
- inductor
- Prior art date
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/30—Means for acting in the event of power-supply failure or interruption, e.g. power-supply fluctuations
Definitions
- the embodiments of the present invention relate to the field of data protection, and in particular, to a data protection method, device, and power supply module.
- the embodiments of the present invention provide:
- a data protection method applied to a terminal device including:
- the power supply module of the terminal device starts to delay power supply
- the central processing unit CPU module of the terminal device sends a termination signal to all processes in the system, and synchronizes the system files;
- the CPU module of the terminal device shuts down the system.
- the method further includes:
- the power supply module of the terminal device includes a first resistor, a second resistor, a third resistor, a fourth resistor, a first diode, a first inductor, a first charging capacitor, at least one filter capacitor, and Power chip; among them,
- the input power of the power supply module is sequentially connected to the first resistor and the second resistor and grounded; the anode of the first diode is connected to the input power of the power supply module, the negative pole is connected to one end of the first inductor, and the other end of the first inductor is connected by the third resistor.
- the power chip enable end, the other end of the first inductor is also grounded through the first charging capacitor and the filter capacitor respectively; the power chip enable end is also grounded through the fourth resistor.
- a data protection device is disposed on the terminal device, including: a power supply module and a CPU module; wherein
- the power supply module is configured to start delaying power supply when the system is abnormally powered down;
- the CPU module is configured to send a termination signal to all processes in the system after the system is powered off abnormally, and synchronize the system files, and then shut down the system.
- the CPU module is further configured to: after the power supply module starts to delay power supply, turn off some modules of the terminal device to save power.
- the power supply module includes a first resistor, a second resistor, a third resistor, a fourth resistor, a first diode, a first inductor, a first charging capacitor, at least one filter capacitor, and a power chip; among them,
- the input power of the power supply module is sequentially connected to the first resistor and the second resistor and grounded; the first two poles
- the positive pole of the tube is connected to the input power of the power supply module, the negative pole is connected to one end of the first inductor, and the other end of the first inductor is connected to the power chip enable end via a third resistor, and the other end of the first inductor also passes through the first
- the charging capacitor and the filter capacitor are grounded; the power chip enable end is also grounded through the fourth resistor.
- a power supply module includes a first resistor, a second resistor, a third resistor, a fourth resistor, a first diode, a first inductor, a first charging capacitor, at least one filter capacitor, and a power chip;
- the input power of the power supply module is sequentially connected to the first resistor and the second resistor and grounded; the anode of the first diode is connected to the input power of the power supply module, the negative pole is connected to one end of the first inductor, and the other end of the first inductor is connected by the third resistor.
- the power chip enable end, the other end of the first inductor is also grounded through the first charging capacitor and the filter capacitor respectively; the power chip enable end is also grounded through the fourth resistor.
- the data protection method, device and power supply module when the system is abnormally powered down, the power supply module of the terminal device starts to delay power supply; the central processing unit CPU module of the terminal device sends a termination signal to all processes in the system, And synchronize the system file; the CPU module of the terminal device shuts down the system.
- the technical solution described in the embodiment of the present invention can implement data protection in an abnormal power-down scenario, thereby improving data security and the data system can be implemented in an abnormal power-down scenario. System stability.
- FIG. 1 is a schematic structural view of a conventional power supply circuit
- FIG. 2 is a schematic flowchart of a data protection method according to an embodiment of the present invention.
- FIG. 3 is a schematic structural diagram of a power supply circuit according to an embodiment of the present invention.
- FIG. 4 is a schematic structural diagram of a data protection device according to an embodiment of the present invention.
- FIG. 1 is a schematic structural diagram of a conventional power supply circuit. Based on the structure shown in FIG. 1, when the terminal is abnormally powered down, the power chip is directly powered off, so that the file system cannot be synchronized in real time, causing data loss or abnormality. In order to solve the above problems,
- the embodiment of the invention realizes data protection during abnormal power failure by circuit modification of the power supply part of the hardware and cooperation on the software.
- the circuit modification of the power supply part is mainly to interrupt the CPU during abnormal power failure, and to use a large capacitor to delay power loss.
- FIG. 2 is a schematic flowchart of a data protection method according to an embodiment of the present invention. As shown in FIG. 1, the method includes:
- Step 201 When the system is abnormally powered off, the power supply module of the terminal device starts to delay power supply;
- Step 202 The central processing unit CPU module of the terminal device sends a terminal signal to all processes in the system, and synchronizes the system file;
- the method further includes: closing some modules of the terminal device to save power. For example, you can turn off the DSP, VOUT, etc. that consume a lot of power, and only keep, DDR, CPU Core, CLK, and so on.
- Step 203 The CPU module of the terminal device turns off the system.
- the method described in this embodiment is mainly applied to a terminal device.
- the power supply module of the terminal device includes a first resistor R1, a second resistor R2, a third resistor R3, a fourth resistor R4, and a first diode D1.
- the inductor L1, the first charging capacitor C1, the at least one filter capacitor (the figure includes three filter capacitors C2, C3, and C4 as an example) and the power chip;
- the input power of the power supply module is sequentially connected to the first resistor R1 and the second resistor R2 and grounded; the anode of the first diode D1 is connected to the input power of the power supply module, the negative pole is connected to one end of the first inductor L1, and the other end of the first inductor L1 is connected.
- the power chip enable end is connected through the third resistor R3, and the other end of the first inductor L1 is also filtered by the first charging capacitor C1 and the filter capacitor C2, respectively.
- the capacitor C3 and the filter capacitor C4 are grounded; the power chip enable terminal is also grounded through the fourth resistor R4.
- the function of the first diode D1 is to prevent the capacitor discharge at the back end from leaking out; the first charging capacitor C1 stores sufficient power during normal operation, and can maintain the back end operation for several seconds after the power is turned off.
- the power supply module needs to give the CPU an interrupt.
- the GPIO of the CPU pre-configured with the GPIO as an interrupt
- the GPIO of the CPU may be connected between the first resistor and the second resistor, so that when the power module is The input power is 0V, that is, when the GPIO signal transitions from high to low, the interrupt handler can be entered.
- connection of other pins of the power chip is not the focus of the present invention, and the connection method in the related art (refer to FIG. 3) may be adopted, and will not be described in detail herein.
- the embodiment of the present invention further provides a data protection device, which is disposed in the terminal device.
- the device includes: a power supply module 41 and a CPU module 42;
- the power supply module 41 is configured to start delaying power supply when the system is abnormally powered down;
- the CPU module 42 is configured to send a termination signal to all processes in the system after the system is powered off abnormally, and synchronize the system files, and then shut down the system.
- the CPU module is further configured to: after the power supply module starts to delay power supply, turn off some modules of the terminal device to save power.
- the power supply module 41 includes a first resistor R1, a second resistor R2, a third resistor R3, a fourth resistor R4, a first diode D1, a first inductor L1, and a first charging capacitor C1.
- At least one filter capacitor (FIG. 3 includes three filter capacitors C2, C3, and C4 as an example) and a power chip;
- the input power of the power supply module is connected to the first resistor R1 and the second resistor R2 in turn, and is grounded; the anode of the first diode D1 is connected to the input power of the power supply module, and the negative pole is connected to the first inductor L1.
- the other end of the first inductor L1 is connected to the power chip enable end through the third resistor R3.
- the other end of the first inductor L1 is also passed through the first charging capacitor C1, the filter capacitor C2, the filter capacitor C3, and the filter.
- the capacitor C4 is grounded; the power chip enable terminal is also pulled down through the fourth resistor R4.
- the embodiment of the present invention further provides a power supply module.
- the power supply module includes a first resistor R1, a second resistor R2, a third resistor R3, a fourth resistor R4, and a first diode D1.
- the input power of the power supply module is sequentially connected to the first resistor R1 and the second resistor R2 and grounded; the anode of the first diode D1 is connected to the input power of the power supply module, the negative pole is connected to one end of the first inductor L1, and the other end of the first inductor L1 is connected.
- the power chip is enabled through the third resistor R3.
- the other end of the first inductor L1 is also grounded through the first charging capacitor C1, the filter capacitor C2, the filter capacitor C3, and the filter capacitor C4. It is also pulled down to ground through the fourth resistor R4.
- embodiments of the present invention can be provided as a method, system, or computer program product. Accordingly, the present invention can take the form of a hardware embodiment, a software embodiment, or a combination of software and hardware. Moreover, the invention can take the form of a computer program product embodied on one or more computer-usable storage media (including but not limited to disk storage and optical storage, etc.) including computer usable program code.
- the computer program instructions can also be stored in a computer readable memory that can direct a computer or other programmable data processing device to operate in a particular manner, such that the instructions stored in the computer readable memory produce an article of manufacture comprising the instruction device.
- the apparatus implements the functions specified in one or more blocks of a flow or a flow and/or block diagram of the flowchart.
- These computer program instructions can also be loaded onto a computer or other programmable data processing device such that a series of operational steps are performed on a computer or other programmable device to produce computer-implemented processing for execution on a computer or other programmable device.
- the instructions provide steps for implementing the functions specified in one or more of the flow or in a block or blocks of a flow diagram.
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Power Sources (AREA)
Abstract
本发明实施例公开了一种数据保护方法、装置及供电模块,该方法包括:系统异常掉电时,终端设备的供电模块开始延时供电;终端设备的中央处理器CPU模块发送终止信号给系统中的所有进程,并同步系统文件;终端设备的CPU模块关闭系统。
Description
本发明实施例涉及数据保护领域,尤其涉及一种数据保护方法、装置及供电模块。
在目前行业中的ARM云终端,大多都运行Linux操作系统。而使用Linux操作系统时,文件系统一般是使用的Ext3、Ext4、UBIFS、Yaffs等等。使用这些文件系统时,若遇到突然断电的场景,一般会出现如下两种情况:
1:下次开机时对文件系统进行修复,部分数据丢失。
2:文件系统异常,系统启动会失败,需要进行重新刷机。
可以看出,云终端异常掉电时,因为文件系统一般不是实时同步的原因,很容易导致数据丢失或异常。
由于云终端目前基本上都是靠AC插座供电,异常掉电场景是必然存在的。虽然这只是一种异常的场景,但我们仍可以对云终端进行改进,使云终端具有更好的安全性和完整性。但是,目前尚没有相关技术提出对云终端在异常掉电时进行数据保护的方案。
发明内容
有鉴于此,为解决现有存在的技术问题,本发明实施例提供:
一种数据保护方法,应用于终端设备,包括:
系统异常掉电时,终端设备的供电模块开始延时供电;
终端设备的中央处理器CPU模块发送终止信号给系统中的所有进程,并同步系统文件;
终端设备的CPU模块关闭系统。
一具体实施例中,终端设备的供电模块开始延时供电后,该方法还包括:
关闭终端设备的部分模块,以节省电量。
一具体实施例中,所述终端设备的供电模块包括第一电阻、第二电阻、第三电阻、第四电阻、第一二极管、第一电感、第一充电电容、至少一滤波电容和电源芯片;其中,
供电模块的输入电源依次连接第一电阻、第二电阻后接地;第一二极管的正极连接供电模块的输入电源,负极连接第一电感的一端,第一电感的另一端通过第三电阻连接电源芯片使能端,所述第一电感的另一端还分别通过所述第一充电电容、所述滤波电容接地;电源芯片使能端还通过第四电阻下拉接地。
一具体实施例中,所述第一充电电容的电容取值为C=I×t/U,其中,I=功率/供电电压,U为电容的跳变量,t为跳变所需要的时间。
一种数据保护装置,设置于终端设备,包括:供电模块和CPU模块;其中,
所述供电模块,配置为在系统异常掉电时,开始延时供电;
所述CPU模块,配置为在系统异常掉电后,发送终止信号给系统中的所有进程,并同步系统文件,之后,关闭系统。
一具体实施例中,所述CPU模块,还配置为在供电模块开始延时供电后,关闭终端设备的部分模块,以节省电量。
一具体实施例中,所述供电模块包括第一电阻、第二电阻、第三电阻、第四电阻、第一二极管、第一电感、第一充电电容、至少一滤波电容和电源芯片;其中,
供电模块的输入电源依次连接第一电阻、第二电阻后接地;第一二极
管的正极连接供电模块的输入电源,负极连接第一电感的一端,第一电感的另一端通过第三电阻连接电源芯片使能端,所述第一电感的另一端还分别通过所述第一充电电容、所述滤波电容接地;电源芯片使能端还通过第四电阻下拉接地。
一具体实施例中,所述第一充电电容的电容取值为C=I×t/U,其中,I=功率/供电电压,U为电容的跳变量,t为跳变所需要的时间。
一种供电模块,包括第一电阻、第二电阻、第三电阻、第四电阻、第一二极管、第一电感、第一充电电容、至少一滤波电容和电源芯片;其中,
供电模块的输入电源依次连接第一电阻、第二电阻后接地;第一二极管的正极连接供电模块的输入电源,负极连接第一电感的一端,第一电感的另一端通过第三电阻连接电源芯片使能端,所述第一电感的另一端还分别通过所述第一充电电容、所述滤波电容接地;电源芯片使能端还通过第四电阻下拉接地。
本发明实施例所述的数据保护方法、装置及供电模块,系统异常掉电时,终端设备的供电模块开始延时供电;终端设备的中央处理器CPU模块发送终止信号给系统中的所有进程,并同步系统文件;终端设备的CPU模块关闭系统。由于能实现在系统异常掉电后,延长供电一段时间,以同步文件系统,从而,本发明实施例所述的技术方案能够实现在异常掉电场景下的数据保护,从而提高了数据安全性及系统稳定性。
图1为现有一电源电路的结构示意图;
图2为本发明实施例一种数据保护方法流程示意图;
图3为本发明实施例一电源电路的结构示意图;
图4为本发明实施例一种数据保护装置结构示意图。
图1所示为现有一电源电路的结构示意图,基于图1所示的结构,当终端异常掉电时,会导致电源芯片直接断电,从而使得文件系统无法实时同步,引起数据丢失或异常。为了解决上述问题,
本发明实施例通过硬件上电源部分的电路改造,以及软件上的配合,来实现异常掉电时的数据保护。电源部分的电路改造主要是为了在异常掉电时给CPU中断,以及使用大电容来延迟掉电。
图2为本发明实施例一种数据保护方法流程示意图,如图1所示,该方法包括:
步骤201:系统异常掉电时,终端设备的供电模块开始延时供电;
步骤202:终端设备的中央处理器CPU模块发送终止(terminal)信号给系统中的所有进程,并同步系统文件;
在一具体实施例中,终端设备的供电模块开始延时供电后,该方法还包括:关闭终端设备的部分模块,以节省电量。例如,可以关闭耗电量大的DSP、VOUT等,只保留、DDR、CPU Core、CLK等。
步骤203:终端设备的CPU模块关闭系统。
本实施例所述的方法主要应用于终端设备。
在一具体实施例中,如图3所示,所述终端设备的供电模块包括第一电阻R1、第二电阻R2、第三电阻R3、第四电阻R4、第一二极管D1、第一电感L1、第一充电电容C1、至少一滤波电容(图3以包含三个滤波电容C2、C3、C4为例)和电源芯片;其中,
供电模块的输入电源依次连接第一电阻R1、第二电阻R2后接地;第一二极管D1的正极连接供电模块的输入电源,负极连接第一电感L1的一端,第一电感L1的另一端通过第三电阻R3连接电源芯片使能端,所述第一电感L1的另一端还分别通过所述第一充电电容C1、滤波电容C2、滤波
电容C3、滤波电容C4接地;电源芯片使能端还通过第四电阻R4下拉接地。其中,第一二极管D1的作用是防止后端的电容放电漏过来;第一充电电容C1在正常工作时储存了足够电量,掉电后可以维持后端工作几秒钟。
异常掉电时,供电模块需要给CPU一个中断,一具体实施例中,可以将CPU的GPIO(预先将GPIO配为中断)连接至第一电阻和第二电阻之间,这样,当电源模块的输入电源掉为0V,即当GPIO信号由高至低跳变时,即可进入中断处理程序。
需要说明的是,电源芯片其他管脚的连接并非本发明关注的重点,可以采用相关技术中的连接方式(参考图3),在此不作详细说明。
需要说明的是,所述第一充电电容的电容取值为C=I×t/U,其中,I=功率/供电电压,U为电容的跳变量,t为跳变所需要的时间,t可以根据实际情况设置,代码处理的时间越长,t的值越大,相应的,C的取值越大。
本发明实施例还一种数据保护装置,设置于终端设备,如图4所示,该装置包括:供电模块41和CPU模块42;其中,
所述供电模块41,配置为在系统异常掉电时,开始延时供电;
所述CPU模块42,配置为在系统异常掉电后,发送终止信号给系统中的所有进程,并同步系统文件,之后,关闭系统。
在一具体实施例中,所述CPU模块,还配置为在供电模块开始延时供电后,关闭终端设备的部分模块,以节省电量。
在一具体实施例中,所述供电模块41包括第一电阻R1、第二电阻R2、第三电阻R3、第四电阻R4、第一二极管D1、第一电感L1、第一充电电容C1、至少一滤波电容(图3以包含三个滤波电容C2、C3、C4为例)和电源芯片;其中,
供电模块的输入电源依次连接第一电阻R1、第二电阻R2后接地;第一二极管D1的正极连接供电模块的输入电源,负极连接第一电感L1的一
端,第一电感L1的另一端通过第三电阻R3连接电源芯片使能端,所述第一电感L1的另一端还分别通过所述第一充电电容C1、滤波电容C2、滤波电容C3、滤波电容C4接地;电源芯片使能端还通过第四电阻R4下拉接地。
在一具体实施例中,所述第一充电电容的电容取值为C=I×t/U,其中,I=功率/供电电压,U为电容的跳变量,t为跳变所需要的时间。
本发明实施例还相应地提供了一种供电模块,参考图3,该供电模块包括第一电阻R1、第二电阻R2、第三电阻R3、第四电阻R4、第一二极管D1、第一电感L1、第一充电电容C1、至少一滤波电容(图3以包含三个滤波电容C2、C3、C4为例)和电源芯片;其中,
供电模块的输入电源依次连接第一电阻R1、第二电阻R2后接地;第一二极管D1的正极连接供电模块的输入电源,负极连接第一电感L1的一端,第一电感L1的另一端通过第三电阻R3连接电源芯片使能端,所述第一电感L1的另一端还分别通过所述第一充电电容C1、滤波电容C2、滤波电容C3、滤波电容C4接地;电源芯片使能端还通过第四电阻R4下拉接地。
本发明实现成本不高,硬件和软件上的实现方法可以形成一种规范。
本领域内的技术人员应明白,本发明的实施例可提供为方法、系统、或计算机程序产品。因此,本发明可采用硬件实施例、软件实施例、或结合软件和硬件方面的实施例的形式。而且,本发明可采用在一个或多个其中包含有计算机可用程序代码的计算机可用存储介质(包括但不限于磁盘存储器和光学存储器等)上实施的计算机程序产品的形式。
本发明是参照根据本发明实施例的方法、设备(系统)、和计算机程序产品的流程图和/或方框图来描述的。应理解可由计算机程序指令实现流程图和/或方框图中的每一流程和/或方框、以及流程图和/或方框图中的流程和/或方框的结合。可提供这些计算机程序指令到通用计算机、专用计算机、嵌入式处理机或其他可编程数据处理设备的处理器以产生一个机器,使得
通过计算机或其他可编程数据处理设备的处理器执行的指令产生用于实现在流程图一个流程或多个流程和/或方框图一个方框或多个方框中指定的功能的装置。
这些计算机程序指令也可存储在能引导计算机或其他可编程数据处理设备以特定方式工作的计算机可读存储器中,使得存储在该计算机可读存储器中的指令产生包括指令装置的制造品,该指令装置实现在流程图一个流程或多个流程和/或方框图一个方框或多个方框中指定的功能。
这些计算机程序指令也可装载到计算机或其他可编程数据处理设备上,使得在计算机或其他可编程设备上执行一系列操作步骤以产生计算机实现的处理,从而在计算机或其他可编程设备上执行的指令提供用于实现在流程图一个流程或多个流程和/或方框图一个方框或多个方框中指定的功能的步骤。
Claims (9)
- 一种数据保护方法,应用于终端设备,其中,该方法包括:系统异常掉电时,终端设备的供电模块开始延时供电;终端设备的中央处理器CPU模块发送终止信号给系统中的所有进程,并同步系统文件;终端设备的CPU模块关闭系统。
- 根据权利要求1所述的方法,其中,终端设备的供电模块开始延时供电后,该方法还包括:关闭终端设备的部分模块,以节省电量。
- 根据权利要求2所述的方法,其中,所述终端设备的供电模块包括第一电阻、第二电阻、第三电阻、第四电阻、第一二极管、第一电感、第一充电电容、至少一滤波电容和电源芯片;其中,供电模块的输入电源依次连接第一电阻、第二电阻后接地;第一二极管的正极连接供电模块的输入电源,负极连接第一电感的一端,第一电感的另一端通过第三电阻连接电源芯片使能端,所述第一电感的另一端还分别通过所述第一充电电容、所述滤波电容接地;电源芯片使能端还通过第四电阻下拉接地。
- 根据权利要求3所述的方法,其中,所述第一充电电容的电容取值为C=I×t/U,其中,I=功率/供电电压,U为电容的跳变量,t为跳变所需要的时间。
- 一种数据保护装置,设置于终端设备,其中,该装置包括:供电模块和CPU模块;其中,所述供电模块,配置为在系统异常掉电时,开始延时供电;所述CPU模块,配置为在系统异常掉电后,发送终止信号给系统中的所有进程,并同步系统文件,之后,关闭系统。
- 根据权利要求5所述的装置,其中,所述CPU模块,还配置为在供电模块开始延时供电后,关闭终端设备的部分模块,以节省电量。
- 根据权利要求6所述的装置,其中,所述供电模块包括第一电阻、第二电阻、第三电阻、第四电阻、第一二极管、第一电感、第一充电电容、至少一滤波电容和电源芯片;其中,供电模块的输入电源依次连接第一电阻、第二电阻后接地;第一二极管的正极连接供电模块的输入电源,负极连接第一电感的一端,第一电感的另一端通过第三电阻连接电源芯片使能端,所述第一电感的另一端还分别通过所述第一充电电容、所述滤波电容接地;电源芯片使能端还通过第四电阻下拉接地。
- 根据权利要求7所述的装置,其中,所述第一充电电容的电容取值为C=I×t/U,其中,I=功率/供电电压,U为电容的跳变量,t为跳变所需要的时间。
- 一种供电模块,其中,该供电模块包括第一电阻、第二电阻、第三电阻、第四电阻、第一二极管、第一电感、第一充电电容、至少一滤波电容和电源芯片;其中,供电模块的输入电源依次连接第一电阻、第二电阻后接地;第一二极管的正极连接供电模块的输入电源,负极连接第一电感的一端,第一电感的另一端通过第三电阻连接电源芯片使能端,所述第一电感的另一端还分别通过所述第一充电电容、所述滤波电容接地;电源芯片使能端还通过第四电阻下拉接地。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201410593643.1A CN105630125A (zh) | 2014-10-29 | 2014-10-29 | 一种数据保护方法、装置及供电模块 |
CN201410593643.1 | 2014-10-29 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2016065743A1 true WO2016065743A1 (zh) | 2016-05-06 |
Family
ID=55856479
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/CN2015/070334 WO2016065743A1 (zh) | 2014-10-29 | 2015-01-08 | 一种数据保护方法、装置及供电模块 |
Country Status (2)
Country | Link |
---|---|
CN (1) | CN105630125A (zh) |
WO (1) | WO2016065743A1 (zh) |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN2864761Y (zh) * | 2005-08-25 | 2007-01-31 | 联想(北京)有限公司 | 电源开关控制设备 |
CN102545330A (zh) * | 2012-01-04 | 2012-07-04 | 三一汽车起重机械有限公司 | 一种供电电路、工程机械及其供电系统 |
CN102724302A (zh) * | 2012-05-30 | 2012-10-10 | 中兴通讯股份有限公司 | 一种基于云存储的家庭数据中心系统和家庭数据管理方法 |
CN103366815A (zh) * | 2012-04-06 | 2013-10-23 | 鸿富锦精密工业(深圳)有限公司 | 断电保护电路及具有该断电保护电路的电子装置 |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101667748B (zh) * | 2009-10-26 | 2013-01-16 | 中兴通讯股份有限公司 | 一种电路掉电保护装置及保护方法 |
CN103187738B (zh) * | 2011-12-28 | 2017-07-25 | 海洋王照明科技股份有限公司 | 一种充电电路和充电器 |
CN103166297B (zh) * | 2013-03-11 | 2015-06-17 | 杭州电子科技大学 | 一种无后备电池的掉电保护电路 |
CN203166841U (zh) * | 2013-03-25 | 2013-08-28 | 长沙理工大学 | 用于音频功率放大器的电源处理电路 |
CN103345189B (zh) * | 2013-07-29 | 2015-11-18 | 浙江中控技术股份有限公司 | 一种控制器和一种掉电保护方法 |
CN104090527B (zh) * | 2014-07-01 | 2017-08-29 | 深圳市英威腾电气股份有限公司 | 一种掉电保护装置 |
-
2014
- 2014-10-29 CN CN201410593643.1A patent/CN105630125A/zh active Pending
-
2015
- 2015-01-08 WO PCT/CN2015/070334 patent/WO2016065743A1/zh active Application Filing
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN2864761Y (zh) * | 2005-08-25 | 2007-01-31 | 联想(北京)有限公司 | 电源开关控制设备 |
CN102545330A (zh) * | 2012-01-04 | 2012-07-04 | 三一汽车起重机械有限公司 | 一种供电电路、工程机械及其供电系统 |
CN103366815A (zh) * | 2012-04-06 | 2013-10-23 | 鸿富锦精密工业(深圳)有限公司 | 断电保护电路及具有该断电保护电路的电子装置 |
CN102724302A (zh) * | 2012-05-30 | 2012-10-10 | 中兴通讯股份有限公司 | 一种基于云存储的家庭数据中心系统和家庭数据管理方法 |
Also Published As
Publication number | Publication date |
---|---|
CN105630125A (zh) | 2016-06-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI607619B (zh) | 電源供應裝置及其控制方法 | |
JP2017505092A5 (zh) | ||
CN106528237B (zh) | Mcu启动模式选择电路和基于该电路的mcu代码更新方法 | |
CN103414332B (zh) | 一种电源芯片故障检测和控制电路、方法及系统 | |
CN101923369B (zh) | 基板管理控制器时间管理系统及方法 | |
WO2014172906A1 (zh) | 一种基于电子烟盒的充电方法及相应的电子烟盒 | |
CN104049709A (zh) | 服务器系统的电源管理方法 | |
CN201976079U (zh) | 一种复位电路及具有该电路的电视机 | |
WO2015196136A1 (en) | Systems, methods, and media for providing power to an hdmi source | |
CN104375908A (zh) | 一种侦测服务器漏电的方法及设备 | |
CN103941788A (zh) | 芯片自适应电压调整器及方法 | |
US9389659B2 (en) | Power supply system | |
TW201336194A (zh) | 電子設備以及應用於電子設備的掉電保護裝置及方法 | |
WO2017133356A1 (zh) | 一种电压模式驱动电路 | |
CN103458342A (zh) | 一种消除音频功放关机pop声的电路 | |
WO2016065743A1 (zh) | 一种数据保护方法、装置及供电模块 | |
JP2012226756A (ja) | 電源アダプタ回路 | |
US20140354061A1 (en) | Power supply device and switch method thereof | |
JP5691943B2 (ja) | メモリ電圧制御装置 | |
CN203435137U (zh) | 一种消除音频功放关机pop声的电路 | |
CN104122807A (zh) | 电子装置及其关机控制系统 | |
CN109375089A (zh) | 一种电源的切换方法和装置 | |
CN106410871B (zh) | 电源管理系统及方法 | |
CN105653002A (zh) | 电池电量的显示方法、装置和电子设备 | |
US9864390B2 (en) | Power supply system and power supply method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 15855962 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 15855962 Country of ref document: EP Kind code of ref document: A1 |