WO2016034740A1 - Iq signal generator system and method - Google Patents

Iq signal generator system and method Download PDF

Info

Publication number
WO2016034740A1
WO2016034740A1 PCT/EP2015/070383 EP2015070383W WO2016034740A1 WO 2016034740 A1 WO2016034740 A1 WO 2016034740A1 EP 2015070383 W EP2015070383 W EP 2015070383W WO 2016034740 A1 WO2016034740 A1 WO 2016034740A1
Authority
WO
WIPO (PCT)
Prior art keywords
port
amplifier
generator
output
transistor
Prior art date
Application number
PCT/EP2015/070383
Other languages
French (fr)
Inventor
Pepe DOMENICO
Zito DOMENICO
Original Assignee
University College Cork - National University Of Ireland, Cork
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by University College Cork - National University Of Ireland, Cork filed Critical University College Cork - National University Of Ireland, Cork
Publication of WO2016034740A1 publication Critical patent/WO2016034740A1/en

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03HIMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H7/00Multiple-port networks comprising only passive electrical elements as network components
    • H03H7/18Networks for phase shifting
    • H03H7/21Networks for phase shifting providing two or more phase shifted output signals, e.g. n-phase output
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03HIMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H11/00Networks using active elements
    • H03H11/02Multiple-port networks
    • H03H11/16Networks for phase shifting
    • H03H11/22Networks for phase shifting providing two or more phase shifted output signals, e.g. n-phase output

Definitions

  • the present invention is concerned with providing an IQ signal generator. More particularly, the invention is concerned with providing an IQ signal generator for a vector modulator phase shifter.
  • a common design requirement in electronic circuits is to provide two signals with a 90 degree phase shift, commonly referred as in-phase (I) and quadrature (Q) signals.
  • I in-phase
  • Q quadrature
  • a solution incorporating polyphase filters has the 0 Q and 180 Q nodes connected to the load and the drain of the common source transistors, and the 90 Q and 270- nodes connected to the load only.
  • This connection makes the node impedances equal only if the drain impedance of the common source transistors tends to infinite.
  • this circuitry may only be realized by means of a differential topology.
  • a IQ generator for a vector modulator phase shifter comprising:
  • an amplifier comprising an integrated quadrature coupler, the quadrature coupler comprising an input port and an isolated port and a first and a second output port;
  • first output port of the quadrature coupler is adapted to generate an in-phase component of an output signal of the amplifier and the second output port of the quadrature coupler is adapted to generate a quadrature component of an output signal of the amplifier.
  • the quadrature coupler comprises a coupled line quadrature coupler.
  • the coupled line quadrature coupler comprises a plurality of lumped circuit components.
  • the coupled line quadrature coupler further comprises an input port and an isolated port, a first and a second output port, and wherein the lumped circuit components comprise a first and a second inductor forming a transformer and a first and a second capacitor; wherein the first inductor is connected between the input port and the first output port and the second inductor is connected between the isolated port and the second output port, and the first capacitor is connected between the input port and the second output port and the second capacitor is connected between the isolated port and the first output port.
  • the quadrature coupler comprises a branch line coupler.
  • the branch line quadrature coupler comprises a plurality of distributed circuit components.
  • first and the second output ports are connected to the same load impedance.
  • the amplifier comprises a cascode amplifier.
  • the cascode amplifier comprises a first transistor, a second transistor, a third transistor and a fourth transistor, wherein the input port is connected to the drain of the first transistor and the isolated port is connected to the drain of the second transistor, and the first output port is connected to the source of the third transistor and the second output port is connected to the source of the fourth transistor.
  • the amplifier comprises a common-source amplifier.
  • the common-source amplifier comprises a first and a second transistor and a first and a second resistance, be it a physical or equivalent resistance, wherein the input port is connected to the drain of the first transistor and the isolated port is connected to the drain of the second transistor, and the first output port is connected to the first resistance and the second output port is connected to the second resistance.
  • the amplifier is a single-ended amplifier. In one embodiment the amplifier is a differential amplifier.
  • a method of generating an IQ signal comprising: configuring an amplifier with an integrated quadrature coupler, the quadrature coupler comprising an input port and an isolated port and a first and a second output port;
  • an amplifier comprising an integrated quadrature coupler, the quadrature coupler comprising an input port and an isolated port and a first and a second output port;
  • first output port of the quadrature coupler is adapted to generate an in-phase component of an output signal of the amplifier and the second output port of the quadrature coupler is adapted to generate a quadrature component of an output signal of the amplifier.
  • a computer program comprising program instructions for causing a computer program to carry out the above method which may be embodied on a record medium, carrier signal or read-only memory.
  • Figure 1 discloses one embodiment of the IQ generator of the present invention when integrated into a common-source amplifier
  • Figure 2 discloses another embodiment of the IQ generator of the invention when integrated into a cascode amplifier with single-ended I and Q outputs
  • Figure 3 discloses yet another embodiment of the IQ generator of the invention when integrated into a cascode amplifier with differential I and Q outputs
  • Figure 4 discloses yet another embodiment of the IQ generator of the present invention when integrated into a cascode amplifier when the quadrature coupler is a branch line hybrid coupler.
  • the IQ generator of the present invention comprises an amplifier comprising an integrated quadrature coupler, wherein a first output port of the quadrature coupler is adapted to generate the in-phase component of the output signal of the amplifier and a second output port of the quadrature coupler is adapted to generate the quadrature component of the output signal of the amplifier.
  • the IQ generator of the present invention may be provided by many different implementations of a quadrature coupler integrated into an amplifier.
  • the quadrature coupler can be implemented through either lumped components or distributed components.
  • the quadrature coupler can be integrated into any type of amplifier, such as, but not limited to, a common source amplifier or a cascode amplifier.
  • FIGS 1 to 4 illustrate four exemplary implementations of the IQ generator of the invention. However, it will be appreciated that the invention could equally well be applied to many other amplifier and quadrature coupler arrangements.
  • Figure 1 shows an embodiment of the invention where the quadrature coupler is implemented with lumped circuit components and is integrated into the circuitry of a common-source amplifier.
  • the quadrature coupler comprises a port 1 (input port) and a port 4 (isolated port) and a port 2 (first output port) and a port 3 (second output port).
  • the lumped circuit components within the ports comprise a first and a second inductor of value L forming a transformer, and a first and a second capacitor of value C/2.
  • the first inductor is connected between the input port 1 and the output port 2.
  • the first inductor is magnetically coupled with the second inductor connected between the port 4 and the output port 3.
  • the first capacitor is connected between the input port 1 and the output port 3, and the second capacitor is connected between the port 4 and the output port 2.
  • the sources of transistors M1 and M2 are connected to ground.
  • the input port 1 of the quadrature coupler is connected to the drain of the first transistor M1 and the port 4 is connected to the drain of the second transistor M2.
  • the gate of transistor M1 is connected to an input voltage Vin, with or without a dc decoupling capacitor CD.
  • the gates of both transistors M1 and M2 are biased by a voltage Vbias via resistance Rbias.
  • M1 and M2 could be biased through other common techniques, for example, through current mirrors.
  • the first output, port 2 of the quadrature coupler, is connected to the resistance Ri and the second output, port 3, is connected to the resistance RQ.
  • the other end of resistance Ri and RQ are connected to a supply voltage VDD.
  • the in-phase component of the output signal of the amplifier, Voutj is obtained at the first output, port 2 of the quadrature coupler (the I output node), and the quadrature component of the output signal of the amplifier V 0U t_Q is obtained at the second output, port 3 (the Q output node).
  • the input signal power is equally split by the coupler into two signal paths, one towards the port 2 and one towards the port 3.
  • the output signal at the port 2 is delayed by 45 Q with respect to the input signal; whereas the output signal at the port 3 is anticipated by 45 Q with respect to the input signal. Overall, the output signals at the port 2 and port 3 are shifted by 90 Q .
  • Figure 2 shows an alternative embodiment of the invention where the quadrature coupler is integrated into a cascode amplifier. It can be seen that the circuit of Figure 2 is similar to the circuit of Figure 1 , in that the input port 1 and the port 4 are connected to the same components as those of Figure 1 . However, the first output, port 2 of the quadrature coupler is now connected to the source of the transistor M3 of the cascode amplifier, while the second output, port 3, is connected to the source of a fourth transistor M4.
  • the drain of transistor M3 is connected to the supply voltage VDD via inductor U, whereas the drain of transistor M4 is connected to the supply voltage VDD via inductor LQ.
  • the gates of both transistors M3 and M4 are also connected to the supply voltage VDD.
  • the in-phase component of the output signal of the amplifier, Voutj is obtained at the drain of transistor M3 and the quadrature component of the output signal of the amplifier, V 0U t_Q, is obtained at the drain of the transistor M4.
  • the input signal power is equally split by the coupler into two signal paths, one towards the port 2 and one towards the port 3.
  • the output signals at the port 2 and port 3 are shifted by 90 Q .
  • the circuit in Figure 2 provides better isolations from the output of the amplifier to the input terminal of the amplifier, as well as to the output terminals (ports) of the quadrature coupler.
  • FIG 3 shows an alternative embodiment of the invention where the quadrature coupler is integrated into a cascode amplifier. It can be seen that this circuit is the same as the circuit of Figure 2, except that the inductors U and LQ now provide differential I components, Vout_i+ and Voutj-, and differential Q components, V 0U t_Q+ and V 0U t_Q-, respectively. The functionality is the same as described for the circuit in Figure 2, with the difference that output differential signals I and Q are provided in the case of the circuit in Figure 3.
  • Figure 4 shows an alternative embodiment of the invention where the quadrature coupler is implemented through distributed components and integrated into a cascode amplifier.
  • this circuit is the same as the circuit of Figure 2, except that the quadrature coupler is now implemented through a branch-line quadrature coupler realized with distributed components such as transmission lines, rather than lumped components.
  • the functionality is the same as described for the circuit in Figure 2, with the difference that output signals I and Q are obtained as an effect of the quadrature coupler implemented via a branch-line directional coupler with distributed components such as transmission lines.
  • the present invention has a number of advantages when compared to prior art phase shifter implementations. Firstly, the IQ generator of the present invention enables I and Q output components of exactly the same amplitude to be generated. It can also provide for the generation of I and Q signal components having less l/Q imbalance, no losses and less noise when compared with prior art phase shifters.
  • the I and Q output nodes of the coupler are connected to loads of equal impedance.
  • the spirals of the transformer are connected in series between the common-source and common-gate transistors, allowing a compensation of the parasitic capacitances at those nodes.
  • the present invention is also suitable for operation at extremely high frequencies.
  • the present invention can be realized in both single-ended and differential topologies, in a more compact circuit design.
  • the present invention can be implemented with lumped components, it also allows a great area saving on silicon compared to delay line implementations.
  • IQ generator of the present invention can be used for phase shifting in the RF path, baseband path and Local Oscillator (LO) path.
  • the IQ generator can be exploited in a vector modulator phase shifter in an integrated circuit, and, in general in any application in which IQ generation is needed. Examples of applications are, but not limited to, the emerging mm- wave wireless applications for communication and sensing, where a phased array approach is required, such as 60 GHz multi-gigabit-per-second wireless communications, 77 and 79 GHz automotive radars, and W-band imagers. It will be appreciated that the selection of the particular embodiment of IQ generator circuitry to use is thus dependent on the application in which it is to be used.
  • the phase shifter exploits the novel IQ generator consisting of a double-output cascode amplifier embedding a lumped element coupled line quadrature coupler to generate the I and Q signals.
  • the design solution incorporating the IQ signal generator invention exhibits lower NF (3 dB improvement) and higher gain (6 dB improvement) with respect to the state of the art of CMOS and BiCMOS 0-360 5 phase shifters operating in W-band.
  • This novel circuit topology and design solution exhibits lower NF (3 dB improvement) and higher average gain (6 dB improvement) with respect to the state of the art solutions.
  • novel IQ generator of the invention combines signal amplification and quadrature phase shift and consists of a double-output cascade amplifier embedding a lumped-element coupled line quadrature coupler, in one embodiment.
  • the embodiments in the invention described with reference to the drawings comprise a computer apparatus and/or processes performed in a computer apparatus.
  • the invention also extends to computer programs, particularly computer programs stored on or in a carrier adapted to bring the invention into practice.
  • the program may be in the form of source code, object code, or a code intermediate source and object code, such as in partially compiled form or in any other form suitable for use in the implementation of the method according to the invention.
  • the carrier may comprise a storage medium such as ROM, e.g. CD ROM, or magnetic recording medium, e.g. a floppy disk or hard disk.
  • the carrier may be an electrical or optical signal which may be transmitted via an electrical or an optical cable or by radio or other means.

Abstract

An IQ generator for a vector modulator phase shifter is described. The IQ generator comprises an amplifier (M1, M2, M3, M4) comprising an integrated quadrature coupler (1, 2, 3, 4). The quadrature coupler comprises an input port (1) and an isolated port (4) and a first output port (2) and a second output port (3). The first output port (2) of the quadrature coupler is adapted to generate an in-phase component (VOUT_I) of an output signal of the amplifier and the second output (3) port of the quadrature coupler is adapted to generate a quadrature component (VOUT_Q)of an output signal of the amplifier.

Description

Title
IQ signal generator System and Method
Field
The present invention is concerned with providing an IQ signal generator. More particularly, the invention is concerned with providing an IQ signal generator for a vector modulator phase shifter.
Background
A common design requirement in electronic circuits is to provide two signals with a 90 degree phase shift, commonly referred as in-phase (I) and quadrature (Q) signals. There are a number of methods typically used to obtain such a 90 degree phase shift. These include the use of delay lines and polyphase filters. All-pass polyphase filters usually result in losses which impair the Noise Figure (NF) of the receiver. Delay lines generally introduce fewer losses than polyphase filters. However, delay lines present a small but unavoidable attenuation in the delayed path. This attenuation can lead to an imbalance of the in-phase (I) and quadrature (Q) components of the output signal. For particular applications, such as for example, but not limited to, passive imaging, the minimization of losses and NF contribution in the receiver chain can be an imperative requirement.
In order to minimize the losses associated with such phase shifters, it is known to integrate delay lines or polyphase filters into a common-source or a cascode amplifier. For example, a solution incorporating polyphase filters has the 0Q and 180Q nodes connected to the load and the drain of the common source transistors, and the 90Q and 270- nodes connected to the load only. This connection makes the node impedances equal only if the drain impedance of the common source transistors tends to infinite. However, this occurs only at lower frequencies and for long-channel devices. Moreover, this circuitry may only be realized by means of a differential topology.
It is an object of the present invention to provide a phase shifter which overcomes at least some of the above mentioned problems and weaknesses of solutions currently available.
Summary
According to the invention there is provided, as set out in the appended claims, a IQ generator for a vector modulator phase shifter comprising:
an amplifier comprising an integrated quadrature coupler, the quadrature coupler comprising an input port and an isolated port and a first and a second output port;
wherein the first output port of the quadrature coupler is adapted to generate an in-phase component of an output signal of the amplifier and the second output port of the quadrature coupler is adapted to generate a quadrature component of an output signal of the amplifier.
In one embodiment the quadrature coupler comprises a coupled line quadrature coupler.
In one embodiment the coupled line quadrature coupler comprises a plurality of lumped circuit components.
In one embodiment the coupled line quadrature coupler further comprises an input port and an isolated port, a first and a second output port, and wherein the lumped circuit components comprise a first and a second inductor forming a transformer and a first and a second capacitor; wherein the first inductor is connected between the input port and the first output port and the second inductor is connected between the isolated port and the second output port, and the first capacitor is connected between the input port and the second output port and the second capacitor is connected between the isolated port and the first output port. In one embodiment the quadrature coupler comprises a branch line coupler.
In one embodiment the branch line quadrature coupler comprises a plurality of distributed circuit components.
In one embodiment the first and the second output ports are connected to the same load impedance.
In one embodiment the amplifier comprises a cascode amplifier.
In one embodiment the cascode amplifier comprises a first transistor, a second transistor, a third transistor and a fourth transistor, wherein the input port is connected to the drain of the first transistor and the isolated port is connected to the drain of the second transistor, and the first output port is connected to the source of the third transistor and the second output port is connected to the source of the fourth transistor.
In one embodiment the amplifier comprises a common-source amplifier. In one embodiment the common-source amplifier comprises a first and a second transistor and a first and a second resistance, be it a physical or equivalent resistance, wherein the input port is connected to the drain of the first transistor and the isolated port is connected to the drain of the second transistor, and the first output port is connected to the first resistance and the second output port is connected to the second resistance.
In one embodiment the amplifier is a single-ended amplifier. In one embodiment the amplifier is a differential amplifier.
According to another embodiment there is provided a method of generating an IQ signal comprising: configuring an amplifier with an integrated quadrature coupler, the quadrature coupler comprising an input port and an isolated port and a first and a second output port;
generating an in-phase component of an output signal of the amplifier from the first output port of the quadrature coupler; and
generating a quadrature component of an output signal of the amplifier at the second output port.
In another embodiment there is provided an IQ signal generator:
an amplifier comprising an integrated quadrature coupler, the quadrature coupler comprising an input port and an isolated port and a first and a second output port;
wherein the first output port of the quadrature coupler is adapted to generate an in-phase component of an output signal of the amplifier and the second output port of the quadrature coupler is adapted to generate a quadrature component of an output signal of the amplifier.
There is also provided a computer program comprising program instructions for causing a computer program to carry out the above method which may be embodied on a record medium, carrier signal or read-only memory.
Brief Description of the Drawings
The invention will be more clearly understood from the following description of embodiments thereof, given by way of example only, with reference to the accompanying drawings, in which :-
Figure 1 discloses one embodiment of the IQ generator of the present invention when integrated into a common-source amplifier;
Figure 2 discloses another embodiment of the IQ generator of the invention when integrated into a cascode amplifier with single-ended I and Q outputs; Figure 3 discloses yet another embodiment of the IQ generator of the invention when integrated into a cascode amplifier with differential I and Q outputs; and Figure 4 discloses yet another embodiment of the IQ generator of the present invention when integrated into a cascode amplifier when the quadrature coupler is a branch line hybrid coupler.
Detailed Description of the Drawings
The IQ generator of the present invention comprises an amplifier comprising an integrated quadrature coupler, wherein a first output port of the quadrature coupler is adapted to generate the in-phase component of the output signal of the amplifier and a second output port of the quadrature coupler is adapted to generate the quadrature component of the output signal of the amplifier.
The IQ generator of the present invention may be provided by many different implementations of a quadrature coupler integrated into an amplifier. For example, the quadrature coupler can be implemented through either lumped components or distributed components. In addition, the quadrature coupler can be integrated into any type of amplifier, such as, but not limited to, a common source amplifier or a cascode amplifier.
Figures 1 to 4 illustrate four exemplary implementations of the IQ generator of the invention. However, it will be appreciated that the invention could equally well be applied to many other amplifier and quadrature coupler arrangements.
Figure 1 shows an embodiment of the invention where the quadrature coupler is implemented with lumped circuit components and is integrated into the circuitry of a common-source amplifier.
As shown in the figure, the quadrature coupler comprises a port 1 (input port) and a port 4 (isolated port) and a port 2 (first output port) and a port 3 (second output port). The lumped circuit components within the ports comprise a first and a second inductor of value L forming a transformer, and a first and a second capacitor of value C/2.The circuit components are sized as follows: Ι_=Ζο/ωο; C=1 /(ZOCJOO);
Figure imgf000008_0001
where fo is the central frequency of operation. The first inductor is connected between the input port 1 and the output port 2. The first inductor is magnetically coupled with the second inductor connected between the port 4 and the output port 3. The first capacitor is connected between the input port 1 and the output port 3, and the second capacitor is connected between the port 4 and the output port 2. The common-source amplifier comprises a first transistor M1 and a second transistor M2 and load impedances Ri and RQ, be they physical or equivalent resistances. Ri and RQ are sized as follows: RI=RQ=ZO. The sources of transistors M1 and M2 are connected to ground. The input port 1 of the quadrature coupler is connected to the drain of the first transistor M1 and the port 4 is connected to the drain of the second transistor M2. The gate of transistor M1 is connected to an input voltage Vin, with or without a dc decoupling capacitor CD. The gates of both transistors M1 and M2 are biased by a voltage Vbias via resistance Rbias. Alternatively, M1 and M2 could be biased through other common techniques, for example, through current mirrors. The first output, port 2 of the quadrature coupler, is connected to the resistance Ri and the second output, port 3, is connected to the resistance RQ. The other end of resistance Ri and RQ are connected to a supply voltage VDD.
In operation, the in-phase component of the output signal of the amplifier, Voutj, is obtained at the first output, port 2 of the quadrature coupler (the I output node), and the quadrature component of the output signal of the amplifier V0Ut_Q is obtained at the second output, port 3 (the Q output node). At the operating frequency fo, the input signal power is equally split by the coupler into two signal paths, one towards the port 2 and one towards the port 3. As an effect of the lumped component quadrature coupler, the output signal at the port 2 is delayed by 45Q with respect to the input signal; whereas the output signal at the port 3 is anticipated by 45Q with respect to the input signal. Overall, the output signals at the port 2 and port 3 are shifted by 90Q. Figure 2 shows an alternative embodiment of the invention where the quadrature coupler is integrated into a cascode amplifier. It can be seen that the circuit of Figure 2 is similar to the circuit of Figure 1 , in that the input port 1 and the port 4 are connected to the same components as those of Figure 1 . However, the first output, port 2 of the quadrature coupler is now connected to the source of the transistor M3 of the cascode amplifier, while the second output, port 3, is connected to the source of a fourth transistor M4. The drain of transistor M3 is connected to the supply voltage VDD via inductor U, whereas the drain of transistor M4 is connected to the supply voltage VDD via inductor LQ. The gates of both transistors M3 and M4 are also connected to the supply voltage VDD.
In operation, the in-phase component of the output signal of the amplifier, Voutj, is obtained at the drain of transistor M3 and the quadrature component of the output signal of the amplifier, V0Ut_Q, is obtained at the drain of the transistor M4. As explained for the circuit in Figure 1 , at the operating frequency fo, the input signal power is equally split by the coupler into two signal paths, one towards the port 2 and one towards the port 3. Overall, the output signals at the port 2 and port 3 are shifted by 90Q. With respect to the circuit in Figure 1 , the circuit in Figure 2 provides better isolations from the output of the amplifier to the input terminal of the amplifier, as well as to the output terminals (ports) of the quadrature coupler. Figure 3 shows an alternative embodiment of the invention where the quadrature coupler is integrated into a cascode amplifier. It can be seen that this circuit is the same as the circuit of Figure 2, except that the inductors U and LQ now provide differential I components, Vout_i+ and Voutj-, and differential Q components, V0Ut_Q+ and V0Ut_Q-, respectively. The functionality is the same as described for the circuit in Figure 2, with the difference that output differential signals I and Q are provided in the case of the circuit in Figure 3. Figure 4 shows an alternative embodiment of the invention where the quadrature coupler is implemented through distributed components and integrated into a cascode amplifier. It can be seen that this circuit is the same as the circuit of Figure 2, except that the quadrature coupler is now implemented through a branch-line quadrature coupler realized with distributed components such as transmission lines, rather than lumped components. The functionality is the same as described for the circuit in Figure 2, with the difference that output signals I and Q are obtained as an effect of the quadrature coupler implemented via a branch-line directional coupler with distributed components such as transmission lines.
The present invention has a number of advantages when compared to prior art phase shifter implementations. Firstly, the IQ generator of the present invention enables I and Q output components of exactly the same amplitude to be generated. It can also provide for the generation of I and Q signal components having less l/Q imbalance, no losses and less noise when compared with prior art phase shifters.
In the present invention, the I and Q output nodes of the coupler are connected to loads of equal impedance. Moreover, the spirals of the transformer are connected in series between the common-source and common-gate transistors, allowing a compensation of the parasitic capacitances at those nodes. As a result, the present invention is also suitable for operation at extremely high frequencies.
In addition, the present invention can be realized in both single-ended and differential topologies, in a more compact circuit design.
As the present invention can be implemented with lumped components, it also allows a great area saving on silicon compared to delay line implementations.
It will be appreciated that IQ generator of the present invention can be used for phase shifting in the RF path, baseband path and Local Oscillator (LO) path. The IQ generator can be exploited in a vector modulator phase shifter in an integrated circuit, and, in general in any application in which IQ generation is needed. Examples of applications are, but not limited to, the emerging mm- wave wireless applications for communication and sensing, where a phased array approach is required, such as 60 GHz multi-gigabit-per-second wireless communications, 77 and 79 GHz automotive radars, and W-band imagers. It will be appreciated that the selection of the particular embodiment of IQ generator circuitry to use is thus dependent on the application in which it is to be used.
In one embodiment a 78.8-92.8 GHz 4-bit digitally controlled (16 phases) 0- 360Q active phase shifter with 2.3 dB average peak gain, implemented in 28nm FDSOI CMOS by STMicroelectronics, was implemented. The phase shifter exploits the novel IQ generator consisting of a double-output cascode amplifier embedding a lumped element coupled line quadrature coupler to generate the I and Q signals. The design solution incorporating the IQ signal generator invention exhibits lower NF (3 dB improvement) and higher gain (6 dB improvement) with respect to the state of the art of CMOS and BiCMOS 0-3605 phase shifters operating in W-band. This novel circuit topology and design solution exhibits lower NF (3 dB improvement) and higher average gain (6 dB improvement) with respect to the state of the art solutions.
It will be appreciated the novel IQ generator of the invention combines signal amplification and quadrature phase shift and consists of a double-output cascade amplifier embedding a lumped-element coupled line quadrature coupler, in one embodiment.
The embodiments in the invention described with reference to the drawings comprise a computer apparatus and/or processes performed in a computer apparatus. However, the invention also extends to computer programs, particularly computer programs stored on or in a carrier adapted to bring the invention into practice. The program may be in the form of source code, object code, or a code intermediate source and object code, such as in partially compiled form or in any other form suitable for use in the implementation of the method according to the invention. The carrier may comprise a storage medium such as ROM, e.g. CD ROM, or magnetic recording medium, e.g. a floppy disk or hard disk. The carrier may be an electrical or optical signal which may be transmitted via an electrical or an optical cable or by radio or other means.
In the specification the terms "comprise, comprises, comprised and comprising" or any variation thereof and the terms include, includes, included and including" or any variation thereof are considered to be totally interchangeable and they should all be afforded the widest possible interpretation and vice versa.
The invention is not limited to the embodiments hereinbefore described but may be varied in both construction and detail.

Claims

Claims
1 . An IQ generator for a vector modulator phase shifter comprising:
an amplifier comprising an integrated quadrature coupler, the quadrature coupler comprising an input port and an isolated port and a first and a second output port;
wherein the first output port of the quadrature coupler is adapted to generate an in-phase component of an output signal of the amplifier and the second output port of the quadrature coupler is adapted to generate a quadrature component of an output signal of the amplifier.
2. The IQ generator of Claim 1 , wherein the quadrature coupler comprises a coupled line quadrature coupler.
3. The IQ generator of Claim 1 or 2, wherein the quadrature coupler comprises a plurality of lumped circuit components.
4. The IQ generator of Claim 3, where the coupled line quadrature coupler further comprises an input port and an isolated port, a first and a second output port, and wherein the lumped circuit components comprise a first and a second inductor forming a transformer and a first and a second capacitor; wherein the first inductor is connected between the input port and the first output port and the second inductor is connected between the isolated port and the second output port, and the first capacitor is connected between the input port and the second output port and the second capacitor is connected between the isolated port and the first output port.
5. The IQ generator of Claim 1 , wherein the quadrature coupler comprises a branch line coupler.
6. The IQ generator of Claim 5, wherein the branch line quadrature coupler comprises a plurality of distributed circuit components.
7. The IQ generator of any of the previous claims, wherein the first and the second output ports are connected to the same load impedance.
8. The IQ generator of any of the previous claims, wherein the amplifier comprises a cascode amplifier.
9. The IQ generator of Claim 8, wherein the cascode amplifier comprises a first transistor, a second transistor, a third transistor and a fourth transistor, wherein the input port is connected to the drain of the first transistor and the isolated port is connected to the drain of the second transistor, and the first output port is connected to the source of the third transistor and the second output port is connected to the source of the fourth transistor.
10. The IQ generator of any of Claims 1 to 7, wherein the amplifier comprises a common-source amplifier.
1 1 . The IQ generator of Claim 10, wherein the common-source amplifier comprises a first and a second transistor and a first and a second resistance, wherein the input port is connected to the drain of the first transistor and the isolated port is connected to the drain of the second transistor, and the first output port is connected to the first resistance and the second output port is connected to the second resistance.
12. The IQ generator of any of the previous claims wherein the amplifier is a single-ended amplifier.
13. The IQ generator of any of Claims 1 to 1 1 , wherein the amplifier is a differential amplifier adapted to provide at least one differential output signal.
14. A method of generating an IQ signal comprising:
configuring an amplifier with an integrated quadrature coupler, the quadrature coupler comprising an input port and an isolated port and a first and a second output port;
generating an in-phase component of an output signal of the amplifier from the first output port of the quadrature coupler; and
generating a quadrature component of an output signal of the amplifier at the second output port.
PCT/EP2015/070383 2014-09-05 2015-09-07 Iq signal generator system and method WO2016034740A1 (en)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US201462046440P 2014-09-05 2014-09-05
US62/046,440 2014-09-05
GB1415851.3 2014-09-08
GB1415851.3A GB2529903A (en) 2014-09-08 2014-09-08 IQ signal generator system and method

Publications (1)

Publication Number Publication Date
WO2016034740A1 true WO2016034740A1 (en) 2016-03-10

Family

ID=51796354

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/EP2015/070383 WO2016034740A1 (en) 2014-09-05 2015-09-07 Iq signal generator system and method

Country Status (2)

Country Link
GB (1) GB2529903A (en)
WO (1) WO2016034740A1 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111641396A (en) * 2020-06-30 2020-09-08 湘潭大学 Charge amplification circuit for front-end reading system of silicon drift detector
CN112165303A (en) * 2020-10-16 2021-01-01 中国电子科技集团公司第三十八研究所 Broadband quadrature phase generation network based on stacked transformer
CN114499456A (en) * 2021-12-31 2022-05-13 电子科技大学 Broadband orthogonal signal generator based on two-stage hybrid
US11569555B2 (en) 2019-12-06 2023-01-31 Qualcomm Incorporated Phase shifter with active signal phase generation

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1297779A (en) * 1965-08-11 1972-11-29
GB2361123A (en) * 2000-04-04 2001-10-10 Nokia Mobile Phones Ltd Polyphase filters in silicon integrated circuit technology
US6362685B1 (en) * 2000-07-20 2002-03-26 Rockwell Collins, Inc. Power amplifier with multilevel power modes
US20040095190A1 (en) * 2001-10-31 2004-05-20 Jonathan Klaren Balanced power amplifier with a bypass structure
US20130033296A1 (en) * 2010-04-19 2013-02-07 Nec Corporation Phase shifter
WO2014086385A1 (en) * 2012-12-03 2014-06-12 Telefonaktiebolaget Lm Ericsson (Publ) An i/q network

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6909886B2 (en) * 2002-08-30 2005-06-21 Microtune ( Texas), L.P. Current driven polyphase filters and method of operation
US8243855B2 (en) * 2008-05-09 2012-08-14 Freescale Semiconductor, Inc. Calibrated quadrature generation for multi-GHz receiver

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1297779A (en) * 1965-08-11 1972-11-29
GB2361123A (en) * 2000-04-04 2001-10-10 Nokia Mobile Phones Ltd Polyphase filters in silicon integrated circuit technology
US6362685B1 (en) * 2000-07-20 2002-03-26 Rockwell Collins, Inc. Power amplifier with multilevel power modes
US20040095190A1 (en) * 2001-10-31 2004-05-20 Jonathan Klaren Balanced power amplifier with a bypass structure
US20130033296A1 (en) * 2010-04-19 2013-02-07 Nec Corporation Phase shifter
WO2014086385A1 (en) * 2012-12-03 2014-06-12 Telefonaktiebolaget Lm Ericsson (Publ) An i/q network

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11569555B2 (en) 2019-12-06 2023-01-31 Qualcomm Incorporated Phase shifter with active signal phase generation
CN111641396A (en) * 2020-06-30 2020-09-08 湘潭大学 Charge amplification circuit for front-end reading system of silicon drift detector
CN111641396B (en) * 2020-06-30 2023-05-05 湘潭大学 Charge amplifying circuit for front-end reading system of silicon drift detector
CN112165303A (en) * 2020-10-16 2021-01-01 中国电子科技集团公司第三十八研究所 Broadband quadrature phase generation network based on stacked transformer
CN114499456A (en) * 2021-12-31 2022-05-13 电子科技大学 Broadband orthogonal signal generator based on two-stage hybrid
CN114499456B (en) * 2021-12-31 2023-11-10 电子科技大学 Broadband orthogonal signal generator based on two-stage hybrid

Also Published As

Publication number Publication date
GB201415851D0 (en) 2014-10-22
GB2529903A (en) 2016-03-09

Similar Documents

Publication Publication Date Title
JP7324233B2 (en) Wideband Low Noise Amplifier (LNA) with Reconfigurable Bandwidth for mmWave 5G Communication
JP5710630B2 (en) LR polyphase filter
CN106026952B (en) Device and method for the common source and common grid amplifier topological structure for millimeter wave power application
US8787964B2 (en) Integrated radio frequency front-end circuit
CN107017847B (en) Loss reducing single-ended mixer
EP1766774A2 (en) Power amplifier utilizing high breakdown voltage circuit topology
WO2013123072A1 (en) Programmable directional coupler
US7227392B2 (en) Frequency multiplier
WO2016034740A1 (en) Iq signal generator system and method
US11271597B1 (en) Wideband transmitter for millimeter-wave wireless communication
CN103684289A (en) Push-pull amplifier and differential push-pull amplifier
CN109075747B (en) Amplifier with a high-frequency amplifier
US7271657B2 (en) Traveling wave amplifier
Nam et al. A full X-band phased-array transmit/receive module chip in 65-nm CMOS technology
JP2011082617A (en) Amplifier circuit and communication equipment
US20080030278A1 (en) Distributed amplifier having a variable terminal resistance
Song et al. A SiGe-BiCMOS wideband (2–22 GHz) active power divider/combiner circuit supporting bidirectional operation
Balteanu et al. A high modulation bandwidth, 110 GHz power-DAC cell for IQ transmitter arrays with direct amplitude and phase modulation
US8779826B1 (en) Power splitter and combiner
JP2021523644A (en) Wideband matching co-design method for transmit / receive (T / R) switches and receiver front end for broadband MIMO receivers for millimeter-wave 5G communication
Quan et al. A 275 GHz active vector-sum phase shifter
Ryu et al. Continuous active phase shifter design and analysis for millimeter-wave circuits
Wu et al. A 60-GHz single-ended-to-differential vector sum phase shifter in CMOS for phased-array receiver
WO2013001743A1 (en) Semiconductor reception device
Kibaroglu et al. An X-band 6-bit active phase shifter

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 15774865

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 15774865

Country of ref document: EP

Kind code of ref document: A1