WO2015151513A1 - Appareil, procédé et programme de codage d'image vidéo, et appareil, procédé et programme de décodage d'image - Google Patents

Appareil, procédé et programme de codage d'image vidéo, et appareil, procédé et programme de décodage d'image Download PDF

Info

Publication number
WO2015151513A1
WO2015151513A1 PCT/JP2015/001855 JP2015001855W WO2015151513A1 WO 2015151513 A1 WO2015151513 A1 WO 2015151513A1 JP 2015001855 W JP2015001855 W JP 2015001855W WO 2015151513 A1 WO2015151513 A1 WO 2015151513A1
Authority
WO
WIPO (PCT)
Prior art keywords
image
encoding
prediction
redundant
input image
Prior art date
Application number
PCT/JP2015/001855
Other languages
English (en)
Japanese (ja)
Inventor
誠也 柴田
慶一 蝶野
哲弘 南部
Original Assignee
日本電気株式会社
Ｎｅｃエンジニアリング株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 日本電気株式会社, Ｎｅｃエンジニアリング株式会社 filed Critical 日本電気株式会社
Priority to JP2016511389A priority Critical patent/JP6590412B2/ja
Publication of WO2015151513A1 publication Critical patent/WO2015151513A1/fr

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/85—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using pre-processing or post-processing specially adapted for video compression
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/10—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding
    • H04N19/189—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding characterised by the adaptation method, adaptation tool or adaptation type used for the adaptive coding
    • H04N19/196—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding characterised by the adaptation method, adaptation tool or adaptation type used for the adaptive coding being specially adapted for the computation of encoding parameters, e.g. by averaging previously computed encoding parameters

Definitions

  • the present invention relates to a video encoding device and a video decoding device capable of reducing the amount of transmitted data.
  • the prediction error of each CU is divided into transform units (TU: Transform) Unit) in a quadtree structure, and is frequency-transformed.
  • TU Transform
  • the largest CU is referred to as a maximum CU (LCU: Largest Coding Unit)
  • the smallest CU is referred to as a minimum CU (SCU: SmallestallCoding Unit).
  • LCU Largest Coding Unit
  • SCU SmallestallCoding Unit
  • Intra prediction is prediction in which a prediction signal is generated from a reconstructed image of an encoding target frame.
  • 33 types of angle intra prediction shown in FIG. 11 are defined.
  • an intra prediction signal is generated by extrapolating the reconstructed pixels around the encoding target block in any one of the 33 types of directions shown in FIG.
  • DC prediction and Planar prediction are defined as intra prediction.
  • DC prediction the average value of the reference image is used as the prediction value for all pixels of the prediction target TU.
  • Planar prediction a predicted image is generated by linear interpolation from pixels in a reference image.
  • Inter-frame prediction is prediction based on an image of a reconstructed frame (reference picture) having a display time different from that of the encoding target frame. Inter-frame prediction is also called inter prediction. In inter prediction, an inter prediction signal is generated based on a reconstructed image block of a reference picture (using pixel interpolation if necessary). Hereinafter, inter-frame prediction is also referred to as inter prediction.
  • a frame encoded only by an intra CU is called an I frame (or I picture).
  • a frame encoded including not only an intra CU but also an inter CU is called a P frame (or P picture).
  • a frame encoded by including not only one reference picture for inter prediction of a block but also an inter CU using two reference pictures at the same time is called a B frame (or B picture).
  • FIG. 12 uses a video encoding system based on H.265.
  • the encoding control unit 312 determines the CU quadtree structure / PU partition shape / TU quadtree structure so that the encoding efficiency is increased according to the feature of the image for each CTU. Also, the encoding control unit 312 determines an intra prediction direction, a motion vector, and the like that minimize the encoding cost for each PU.
  • the buffer 100 stores an input image (pixel value of the input image frame).
  • An input image (specifically, CU) is supplied from the buffer 100 to the subtractor 101 via the switch 113.
  • the subtractor 101 subtracts the prediction signal supplied from the intra predictor 310 or the inter predictor 311 from the input image.
  • the converter 102 performs frequency conversion on the prediction error image obtained by subtracting the prediction signal from the input image signal based on the TU division shape determined by the encoding control unit 312.
  • the quantizer 103 quantizes the prediction error image (frequency conversion coefficient) subjected to frequency conversion.
  • the frequency transform coefficient is simply referred to as a transform coefficient
  • the quantized transform coefficient is referred to as a quantized coefficient.
  • the arithmetic encoder 304 entropy indicates the split_cu_flag syntax value, pred_mode_flag syntax value, part_mode syntax value, split_tu_flag syntax value, intra prediction direction difference information, motion vector difference information, quantization coefficient, and the like determined by the coding control unit 312. Encoding (here binary arithmetic encoding) is performed. The arithmetic encoder 304 outputs a bit stream.
  • the deblocking filter 308 performs a filter process for removing block distortion on the reconstructed image stored in the first frame buffer 107.
  • the output of the deblocking filter 308 is stored in the second frame buffer 109.
  • the second frame buffer 109 stores the reconstructed image frame from which block distortion has been removed as a reference image frame. Note that the image of the reference image frame is used as a reference image for generating an inter-frame prediction signal.
  • the intra predictor 310 generates an intra prediction signal using the reconstructed image stored in the first frame buffer 107 and having the same display time as the current frame.
  • the inter predictor 311 generates an inter-frame prediction signal using a reference image stored in the second frame buffer 109 having a display time different from that of the current frame.
  • the video decoding device When recognizing that the extended image processing has been executed in the video encoding device, the video decoding device removes the additional image from the video decoded based on the received bitstream.
  • the video decoding device 42 obtains a frame of 1920 ⁇ 1088 pixels by decoding processing. Next, the video decoding device 42 removes the additional image at the bottom of the frame. Then, the video decoding device 42 outputs a 1920 ⁇ 1080 pixel frame to a display device (not shown) or the like.
  • An object of the present invention is to reduce the amount of data transmitted after performing extended image processing.
  • the video encoding apparatus includes an image adding unit that adds a redundant image to an input image to make the size of the image an integer multiple of the encoding unit, and a prediction process that generates a prediction signal for each encoding unit. And an entropy encoding unit that entropy-encodes a parameter based on the prediction signal and the input image.
  • the entropy encoding unit includes a parameter related to the redundant image when the redundant image is added to the input image.
  • the parameter relating to the input image is encoded without encoding.
  • the video encoding method increases the size of an image by an integral multiple of the encoding unit by adding a redundant image to the input image, and executes a prediction process for generating a prediction signal for each encoding unit, If the input image is entropy-encoded and a redundant image is added to the input image, the parameter related to the input image is encoded instead of encoding the parameter related to the redundant image when entropy encoding is performed. It is characterized by doing.
  • a video encoding program includes a process for adding a redundant image to an input image to a computer to make the image size an integer multiple of the encoding unit, and a prediction process for generating a prediction signal for each encoding unit. And a process for entropy encoding a parameter based on the prediction signal and the input image, and when a redundant image is added to the input image,
  • the present invention is characterized in that a process for encoding parameters relating to an input image is executed without encoding the parameters.
  • the video decoding apparatus includes an entropy decoding unit that entropy decodes a parameter included in a bitstream, and a prediction unit that executes a prediction process for generating a prediction signal for each coding unit based on the parameter.
  • the prediction means includes an intra prediction means and an inter prediction means.
  • the intra prediction means considers that a redundant image has been added to the decoded image, and if the decoding target is a block included in the decoded image, the pixel of the redundant image is determined.
  • the inter-prediction unit executes the prediction process excluding the reference pixel candidates, assuming that the redundant image is added to the decoded image.
  • the video decoding method entropy-decodes a parameter included in a bitstream, executes an intra prediction process or an inter prediction process for generating a prediction signal for each coding unit based on the parameter, and performs an intra prediction process.
  • the redundant image pixel is excluded from the reference pixel candidates, and the redundant image is included in the decoded image. It is characterized in that the inter-prediction process is executed assuming that it has been added.
  • the video decoding program performs, on a computer, processing for entropy decoding parameters included in a bitstream, and intra prediction processing or inter prediction processing for generating a prediction signal for each coding unit based on the parameters.
  • intra prediction process it is considered that the redundant image is added to the decoded image, and the decoding target is a block included in the decoded image, the pixel of the redundant image is selected as a reference pixel candidate.
  • the inter prediction process is executed on the assumption that a redundant image is added to the decoded image.
  • FIG. 10 is an explanatory diagram illustrating an example of CTU partitioning of frame t and a CU partitioning example of CTU8 of frame t. It is explanatory drawing which shows the quadtree structure corresponding to the CU division
  • Embodiment 1 the video encoding apparatus can selectively execute the extended image processing and the partial extended image processing as shown in FIG.
  • an image including an additional image for example, an image of 1920 ⁇ 1088 pixels
  • an image not including the additional image in the other process for example, 1920 ⁇ 1080. This is a process for processing a pixel image).
  • FIG. 1 is a block diagram showing a configuration example of a video encoding device.
  • the video encoding apparatus shown in FIG. 1 performs encoding processing based on the H.265 standard (H.265 / HEVC standard).
  • the video encoding apparatus includes a buffer 100, a subtractor 101, a converter 102, a quantizer 103, an arithmetic encoder 104, an inverse quantizer 105, an inverse transformer 106, an adder 114, a first frame buffer 107, a demultiplexer.
  • a blocking filter 108, a second frame buffer 109, an intra predictor 110, an inter predictor 111, a switch 113, and an encoding control unit 112 are provided.
  • the functions of the subtractor 101, the converter 102, the quantizer 103, the inverse quantizer 105, the inverse transformer 106, the switch 113, and the adder 114 are the same as those shown in FIG.
  • the encoding control unit 112 performs extended image processing or partial extended image processing on each unit in the video encoding device in addition to the function of the encoding control unit 312 shown in FIG. It has a function of issuing an instruction to execute.
  • the encoding control unit 112 does not generate a CU that straddles the input image and the additional image. That is, the encoding control unit 112 generates a CU that includes only a region included in the input image, and generates a CU that includes only a region included in the additional image.
  • the deblocking filter 108 does not execute a filter process on an area including an area exceeding the original size of the input image (an additional image area) when the partial extended image process is executed.
  • the intra predictor 110 when the encoding target block 51 is a block included in the original image (input image), adds the additional image 60. These pixels are not set as reference pixel candidates (see FIG. 2A). When the encoding target block 51 is a block included in the additional image 60, the pixel of the additional image 60 can be used as a reference pixel (see FIG. 2B). Note that the reason why the blocks included in the additional image 60 that are not originally required are to be encoded is to reduce functional differences from the existing intra predictor 310. Also, the intra prediction signal of the encoding target block 52 of the additional image 60 is substantially removed by a subsequent unit in the video encoding device.
  • the intra predictor 110 is a block in which the encoding target block 51 is included in the original image and the pixel of the additional image 60 does not become a reference pixel when the partial extended image processing is executed. Performs intra prediction according to the H.265 standard.
  • the inter predictor 111 performs inter prediction according to the H.265 standard when executing partial extended image processing. However, as illustrated in FIG. 3, the inter predictor 111 performs off-screen processing when the block 62 of the reference frame for the prediction source PU (current PU) 61 includes the pixel of the additional image 60 (FIG. 3A )reference).
  • the off-screen processing is processing for preventing an additional image 60, that is, an image that is not an original image (image displayed on the receiving side) from being referred to.
  • the inter predictor 111 replaces the pixel of the portion 621 of the additional image 60 in the PU 62 with the pixel of the portion 622 at the screen end.
  • FIG. 4 is an explanatory diagram showing the concept of partial extended image processing. As illustrated in FIG. 4, it is assumed that the number of pixels of an input image to the video encoding device 31 is 1920 ⁇ 1080. The video encoding device 31 adds a 1920 ⁇ 8 ⁇ image so that the number of pixels in the vertical direction is a multiple of 64.
  • units other than the arithmetic encoder 104 and the deblocking filter 108 perform encoding processing (including frequency conversion processing and quantization processing) on an image of 1920 ⁇ 1088 pixels.
  • the intra predictor 110 and the inter predictor 111 perform processes as illustrated in FIGS. 2 and 3 for the pixels of the additional image 60.
  • the encoding result is transmitted to the video decoding device 41.
  • the video decoding device 41 obtains a frame of 1920 ⁇ 1080 pixels by decoding processing. Then, the video decoding device 41 outputs a 1920 ⁇ 1080 pixel frame to a display device (not shown) or the like. However, in the present embodiment, the video decoding device 41 can execute processing similar to the partial extended image processing described above when the partial extended image processing is executed in the video encoding device 31. Hereinafter, processing similar to the partial extended image processing executed in the video decoding device 41 is also referred to as partial extended image processing.
  • the encoding control unit 112 performs control for adding an 8 -line redundant image below the input image (for example, an image of 1920 ⁇ 1080 pixels) in the buffer 100 (Ste S11).
  • the redundant image is, for example, a black image or a gray image, but the redundant image may be any image when executing the partial extended image processing. Note that an image at the boundary with the redundant image in the input image may be a redundant image.
  • the deblocking filter 108, the intra predictor 110, and the inter predictor 111 operate for partial extended image processing as described above.
  • the arithmetic encoder 104 arithmetically encodes only the parameters relating to the input image (for example, an area of 1920 ⁇ 1080 pixels) (step S13). That is, the input image is 1920 ⁇ 1080, and there is no redundant image, and arithmetic coding is performed according to the H.265 standard. For example, the arithmetic encoder 104 does not encode split_cu_flag that is a parameter indicating whether or not to divide a CU for a redundant image region. Also, other parameters relating to the redundant image area are not encoded. Other parameters include, for example, cu_trasquant_bypass_flag, cu_skip_flag, pred_mode_flag, and part_mode related to the CU.
  • the arithmetic encoder 104, the deblocking filter 108, the intra predictor 110, and the inter predictor 111 which are instructed to execute the extended image processing, execute the processing as shown in FIG. That is, for an extended image (for example, an image of 1920 ⁇ 1088 pixels), the intra predictor 110 and the inter predictor 111 generate a prediction signal.
  • the arithmetic encoder 104 arithmetically encodes parameters related to the extended image (input image + additional image). That is, each unit of the video encoding device executes processing according to the H.265 standard.
  • the video decoding device When extended image processing is executed in the video encoding device, the video decoding device obtains an extended image frame by decoding processing, but removes an additional image at the bottom of the frame. Then, the video decoding device outputs an original image frame (for example, a 1920 ⁇ 1080 pixel frame) to a display device or the like.
  • an original image frame for example, a 1920 ⁇ 1080 pixel frame
  • the arithmetic encoder 104 includes conformance_window_flag_ having a value of “1” in the bit stream when the extended image processing is executed, and “0” when the partial extended image processing is executed. Conformance_window_flag having the value of is included in the bitstream.
  • the intra predictor 110 also has reference pixel restrictions (see FIG. 2A), but generally used units can be applied as they are. That is, in order to realize a configuration in which the amount of transmitted data is reduced, the amount of change in hardware or software of each unit is not large.
  • the partial extended image processing displays after encoding and decoding an image of a pixel whose horizontal or vertical pixel number is not a multiple of 8 ⁇ ⁇ . It can be displayed on a device or the like.
  • FIG. 6 is a block diagram illustrating a configuration example of a video decoding apparatus that can selectively execute the extended image processing and the partial extended image processing.
  • the video decoding apparatus shown in FIG. 6 includes an arithmetic decoder (CABAD: context-based adaptive binary arithmetic decoder) 201, an inverse quantizer 202, an inverse transformer 203, an adder 211, a first frame buffer 204, and a deblocking filter 205. , A second frame buffer 206, an intra predictor 207, an inter predictor 208, a decoding control unit 209, and a switch 210.
  • CABAD context-based adaptive binary arithmetic decoder
  • the arithmetic decoder 201 arithmetically decodes the bitstream and outputs parameters, quantization coefficients, and the like related to the prediction signal of the decoding target CU.
  • the decoding control unit 209 controls the switch 210 so that the intra prediction signal or the inter frame prediction signal is supplied to the adder 211 based on the type of inter frame prediction subjected to entropy decoding (specifically, arithmetic decoding). To do.
  • the inverse quantizer 202 inversely quantizes the quantization coefficient supplied from the arithmetic decoder 201 in the same manner as the inverse quantizer 105 shown in FIG. That is, the inverse transformer 203 performs inverse frequency transformation on the quantized representative value and returns it to the original spatial domain.
  • the partial extended image processing is also executed in the video decoding device.
  • the inverse quantizer 202 and the inverse transformer 203 consider that the redundant image is added to the decoded image (the image generated based on the received bit stream), and the redundant image Also, the inverse quantization process and the inverse frequency conversion process are executed.
  • the deblocking filter 205 performs a filtering process on an area including an area exceeding the original size of the input image (additional image area), like the deblocking filter 108 in the video encoding device. Do not execute.
  • the decoding control unit 209 confirms that the partial extended image processing should be executed (step S21). For example, when the arithmetic decoder 201 extracts conformance_window_flag having a value of “0” from the bitstream, the arithmetic decoder 201 notifies the decoding control unit 209 to that effect. When receiving the notification, the decoding control unit 209 determines that the partial extended image processing should be executed.
  • the decoding control unit 209 notifies the inverse quantizer 202 and the inverse transformer 203 that the partial extended image processing is executed (step S22).
  • the inverse quantizer 202 and the inverse transformer 203 perform the operation at the time of executing the partial extended image processing as described above.
  • the decoding control unit 209 instructs the deblocking filter 205, the intra predictor 207, and the inter predictor 208 to execute partial extended image processing (step S23).
  • the deblocking filter 205, the intra predictor 207, and the inter predictor 208 execute the operation for the partial extended image processing as described above.
  • an extended image frame (for example, a frame of 1920 ⁇ 1088 pixels) is stored in the first frame buffer 204. After the additional image at the bottom of the frame stored in the one-frame buffer 204 is removed, only the original image frame (for example, a 1920 ⁇ 1080 pixel frame) is output to the display device or the like.
  • the video decoding device executes the decoding processing according to the H.265 standard.
  • the video decoding apparatus obtains an extended image frame by decoding processing, but after the additional image at the bottom of the frame stored in the first frame buffer 204 is removed, the original image frame (eg, 1920 ⁇ 1080) is obtained. Only the pixel frame) is output to a display device or the like.
  • each of the above embodiments can be configured by hardware, it can also be realized by a computer program.
  • the program memory 1002 stores a program for realizing the function of each unit (except for the buffer) shown in FIG. 1 and FIG.
  • the processor 1001 implements the functions of the video encoding device or the video decoding device shown in FIGS. 1 and 6 by executing processing according to the program stored in the program memory 1002.
  • FIG. 9 is a block diagram showing the main part of the video encoding apparatus according to the present invention.
  • a video encoding apparatus 10 adds an image adding unit 11 (for example, a buffer 100 and a code) that adds a redundant image to an input image to make the size of the image an integral multiple of the encoding unit.
  • a prediction unit 12 for example, an intra predictor 110 and an inter predictor 111 that executes a prediction process for generating a prediction signal for each coding unit (for example, CU).
  • an entropy encoding unit 13 (for example, realized by the arithmetic encoder 104) that entropy encodes a parameter based on the prediction signal and the input image.
  • the entropy encoding unit 13 includes: When the redundant image is added to the input image, the parameter regarding the input image is encoded without encoding the parameter regarding the redundant image.
  • the entropy encoding unit 13 also has a function (for example, a function for executing extended image processing) for encoding a parameter related to an extended image in which a redundant image is added to the input image.
  • a function for example, a function for executing extended image processing
  • the inter prediction unit 12 when the prediction unit 12 includes an inter prediction unit, the inter prediction unit, when a redundant image is added to the input image and the block in the reference frame is a block included in the redundant image, It is preferable to execute the prediction process by regarding the pixel as a block (see FIG. 3A).
  • the deblocking filter When a deblocking filter (for example, the deblocking filter 108) that performs a filter process for removing block distortion is provided, the deblocking filter performs a redundant image when a redundant image is added to the input image. It is preferable not to execute the filtering process for the region.
  • a deblocking filter for example, the deblocking filter 108 that performs a filter process for removing block distortion
  • FIG. 10 is a block diagram showing the main part of the video decoding apparatus according to the present invention.
  • the video decoding apparatus 20 according to the present invention is based on an entropy decoding unit 21 (for example, realized by an arithmetic decoder 201) that entropy decodes a parameter included in a bitstream, and based on the parameter.
  • a prediction unit 22 that executes a prediction process for generating a prediction signal for each coding unit, and the prediction unit 22 includes an intra prediction unit 23 (for example, an intra predictor 207) and an inter prediction unit 24 (for example, an inter prediction).
  • the intra prediction unit 23 considers that the redundant image is added to the decoded image, and excludes the pixel of the redundant image from the reference pixel candidates when the decoding target is a block included in the decoded image.
  • the inter prediction unit 24 executes the prediction process by regarding that the redundant image is added to the decoded image.
  • the intra prediction unit 23 preferably performs the prediction process by regarding the pixel in the decoded image as the pixel of the block.
  • the deblocking filter performs a redundant image when a redundant image is added to the decoded image. It is preferable not to execute the filtering process for the region.
  • an input image in which the number of pixels in the vertical direction is not an integral multiple of the encoding unit is taken as an example.
  • an image in which the number of pixels in the horizontal direction is not an integral multiple of the encoding unit is input. Even in this case, the concept of each of the above embodiments can be applied.

Abstract

　L'invention concerne un appareil de codage d'image vidéo comprenant : des moyens de rattachement d'image destinés à rendre la taille d'une image égale à un multiple entier d'une unité de codage en joignant une image redondante à une image d'entrée ; des moyens de prédiction destinés à mettre en œuvre un processus de prédiction qui génère un signal de prédiction pour chaque unité de codage ; et des moyens de codage entropique destinés au codage entropique de paramètres en se basant sur les signaux de prédiction et l'image d'entrée. Les moyens de codage entropique codent les paramètres se rapportant à l'image d'entrée sans coder les paramètres appartenant à l'image redondante lorsqu'une image redondante est jointe à l'image d'entrée.
PCT/JP2015/001855 2014-04-04 2015-03-31 Appareil, procédé et programme de codage d'image vidéo, et appareil, procédé et programme de décodage d'image WO2015151513A1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2016511389A JP6590412B2 (ja) 2014-04-04 2015-03-31 映像符号化装置、方法及びプログラム、並びに映像復号装置、方法及びプログラム

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2014077600 2014-04-04
JP2014-077600 2014-04-04

Publications (1)

Publication Number Publication Date
WO2015151513A1 true WO2015151513A1 (fr) 2015-10-08

Family

ID=54239858

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2015/001855 WO2015151513A1 (fr) 2014-04-04 2015-03-31 Appareil, procédé et programme de codage d'image vidéo, et appareil, procédé et programme de décodage d'image

Country Status (2)

Country Link
JP (1) JP6590412B2 (fr)
WO (1) WO2015151513A1 (fr)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2019159846A1 (fr) * 2018-02-14 2019-08-22 日本電気株式会社 Dispositif de traitement de signal, système de traitement de signal, procédé de traitement de signal et programme de traitement de signal stockant un support de stockage
WO2019159850A1 (fr) * 2018-02-14 2019-08-22 日本電気株式会社 Dispositif de traitement de signaux, système de traitement de signaux, procédé de traitement de signaux et support de stockage stockant le programme de traitement de signaux

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2010100672A1 (fr) * 2009-03-04 2010-09-10 ルネサスエレクトロニクス株式会社 Dispositif de codage d'image dynamique compressée, dispositif de décodage d'image dynamique compressée, procédé de codage d'image dynamique compressée et procédé de décodage d'image dynamique compressée
JP2012195702A (ja) * 2011-03-15 2012-10-11 Fujitsu Ltd 画像符号化方法及び画像符号化装置
JP2013509788A (ja) * 2009-10-30 2013-03-14 サムスン エレクトロニクス カンパニー リミテッド ピクチャ境界の符号化単位を符号化／復号化する方法及びその装置

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2010100672A1 (fr) * 2009-03-04 2010-09-10 ルネサスエレクトロニクス株式会社 Dispositif de codage d'image dynamique compressée, dispositif de décodage d'image dynamique compressée, procédé de codage d'image dynamique compressée et procédé de décodage d'image dynamique compressée
JP2013509788A (ja) * 2009-10-30 2013-03-14 サムスン エレクトロニクス カンパニー リミテッド ピクチャ境界の符号化単位を符号化／復号化する方法及びその装置
JP2012195702A (ja) * 2011-03-15 2012-10-11 Fujitsu Ltd 画像符号化方法及び画像符号化装置

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2019159846A1 (fr) * 2018-02-14 2019-08-22 日本電気株式会社 Dispositif de traitement de signal, système de traitement de signal, procédé de traitement de signal et programme de traitement de signal stockant un support de stockage
WO2019159850A1 (fr) * 2018-02-14 2019-08-22 日本電気株式会社 Dispositif de traitement de signaux, système de traitement de signaux, procédé de traitement de signaux et support de stockage stockant le programme de traitement de signaux

Also Published As

Publication number Publication date
JP6590412B2 (ja) 2019-10-16
JPWO2015151513A1 (ja) 2017-04-13

Similar Documents

Publication Publication Date Title
KR102555352B1 (ko) 인트라 예측 방법과 이를 이용한 부호화 장치 및 복호화 장치
RU2654129C2 (ru) Функциональные возможности режима внутреннего предсказания с блочным копированием для кодирования и декодирования видео и изображений
KR101493140B1 (ko) Hevc에서의 샘플 적응성 오프셋의 유연성 대역 오프셋 모드
JP2020022171A (ja) イントラ予測方法とそれを利用した符号化器及び復号化器
KR102175472B1 (ko) 인트라 예측 방법 및 그 장치
EP2920971B1 (fr) Dispositifs et procédés de traitement d'une syntaxe non idr pour codage vidéo à haut rendement (hevc)
US20080084932A1 (en) Controlling loop filtering for interlaced video frames
JP6376130B2 (ja) 映像符号化装置、映像復号装置、映像符号化方法、映像復号方法及びプログラム
JP6172162B2 (ja) 映像符号化装置、映像復号装置、映像符号化方法、映像復号方法およびプログラム
US20140092975A1 (en) Devices and methods for using base layer motion vector for enhancement layer motion vector prediction
WO2018123314A1 (fr) Procédé de codage d'image, procédé de décodage d'image, dispositif de codage d'image, dispositif de décodage d'image et programme
JP6590412B2 (ja) 映像符号化装置、方法及びプログラム、並びに映像復号装置、方法及びプログラム
KR20180096194A (ko) 변환 계수 부호화 및 복호화 장치와 이를 구비하는 부호화 장치 및 복호화 장치
US10542293B2 (en) Video encoding method, video decoding method, video encoding device, video decoding device, and program
WO2018123315A1 (fr) Procédé de codage d'image, procédé de décodage d'image, dispositif de codage d'image, dispositif de décodage d'image et programme
KR102505364B1 (ko) 복호 장치, 프로그램, 및 복호 방법
CN114830646A (zh) 图像编码方法和图像解码方法
CN114830642A (zh) 图像编码方法和图像解码方法
CN114830643A (zh) 图像编码方法和图像解码方法
CN114830641A (zh) 图像编码方法和图像解码方法
CN114830645A (zh) 图像编码方法和图像解码方法
CN114830650A (zh) 图像编码方法和图像解码方法
CN114788270A (zh) 图像编码方法和图像解码方法
KR20190023294A (ko) 영상 부호화/복호화 방법 및 장치
KR20140079519A (ko) 평균 양자화 파라메터를 이용한 양자화 파라메터 부호화 방법

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 15774344

Country of ref document: EP

Kind code of ref document: A1

ENP Entry into the national phase

Ref document number: 2016511389

Country of ref document: JP

Kind code of ref document: A

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 15774344

Country of ref document: EP

Kind code of ref document: A1