WO2015108463A1 - Cognitive signal converter - Google Patents
Cognitive signal converter Download PDFInfo
- Publication number
- WO2015108463A1 WO2015108463A1 PCT/SE2014/051445 SE2014051445W WO2015108463A1 WO 2015108463 A1 WO2015108463 A1 WO 2015108463A1 SE 2014051445 W SE2014051445 W SE 2014051445W WO 2015108463 A1 WO2015108463 A1 WO 2015108463A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- signal
- analog
- digital
- cognitive
- converter
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/124—Sampling or signal conditioning arrangements specially adapted for A/D converters
- H03M1/1245—Details of sampling arrangements or methods
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/10—Calibration or testing
- H03M1/1009—Calibration
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/124—Sampling or signal conditioning arrangements specially adapted for A/D converters
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/124—Sampling or signal conditioning arrangements specially adapted for A/D converters
- H03M1/1245—Details of sampling arrangements or methods
- H03M1/1265—Non-uniform sampling
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/34—Analogue value compared with reference values
- H03M1/38—Analogue value compared with reference values sequentially only, e.g. successive approximation type
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/34—Analogue value compared with reference values
- H03M1/38—Analogue value compared with reference values sequentially only, e.g. successive approximation type
- H03M1/46—Analogue value compared with reference values sequentially only, e.g. successive approximation type with digital/analogue converter for supplying reference values to converter
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
- H03M1/0617—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence
- H03M1/0624—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence by synchronisation
Definitions
- the present invention relates generally to the field of analog-to-digital converters (e.g. analog-to-information converters). More particularly, it relates to control and optimization of the operation of such converters.
- analog-to-digital converters e.g. analog-to-information converters
- Electronic equipment is commonly implemented using digital technology instead of analog technology, while signals to be processed by the electronic equipment are often initially analog (e.g. radio signals, sensor output signals, image captures, etc.).
- signals to be processed by the electronic equipment are often initially analog (e.g. radio signals, sensor output signals, image captures, etc.).
- analog e.g. radio signals, sensor output signals, image captures, etc.
- an analog-to-digital converter (also denoted ADC or AID converter) is very well know in the art as well as its basic functionality (sample-and- hold, quantization) and will not be elaborated on further herein.
- the analog-to-digital conversion fulfills certain requirements.
- requirements may, for example, comprise accuracy requirements (in terms of sampling speed and/or quantization precision for each sample) and/or energy consumption requirements.
- the quantization precision may, for example, comprise a quantization range and/or a maximum deviation from the analog signal sample value. It may often be cumbersome to fulfill all requirements of the analog-to- digital conversion, in particular if the implementation of the analog-to-digital conversion should be reasonably cheep and/or with a small circuit footprint. Typically, if an ADC is designed to fulfill requirements of a particular application it may be unsuitable for use in another application.
- US 2011/0148682 Al discloses a predictive analog-to-digital converter system that includes a sampling section producing a sampled analog input signal with a summer section combining the sampled analog input signal and an analog prediction signal to produce an analog prediction error signal.
- An error analog-to-digital convertor digitizes the analog prediction error signal.
- a second summer is coupled to the digital error signal output (from the error analog-to-digital convertor) and a digital prediction signal, and generates a digital output signal.
- a feedback section is coupled to the digital output signal and providing the digital prediction signal and the analog prediction signal.
- a cognitive signal converter connectable to an analog signal source via an analog signal input port and adapted to produce a digital output signal based on an analog input signal received via the analog signal input port.
- the cognitive signal converter comprises an analog-to-digital converter and a cognitive network.
- the analog-to-digital converter is adapted to produce a digital converted signal based on the analog input signal, a sample clock signal and a process clock signal by sampling the analog input signal in accordance with the sample clock signal and quantizing each analog input signal sample, wherein the quantizing process is operated by the process clock signal.
- the process clock signal is used to control an operational speed of the analog- to-digital converter when quantizing each analog input signal sample.
- the cognitive network is adapted to receive the digital converted signal of the analog-to-digital converter, control at least one of the sample clock signal and the process clock signal based on the received digital converted signal and one or more characteristics of the analog signal source, and produce the digital output signal based on the received digital converted signal.
- the analog input signal may, for example, comprise any of a streaming data signal, a radio signal, a sensor output signal, an electrocardiography signal, a video signal, a 3D-video signal, a photography data signal, a fingerprint reader signal, etc.
- the cognitive network may be a control arrangement. Additionally or alternatively, the cognitive network may also be a classification arrangement and/or prediction arrangement.
- a typical cognitive network may be a functional unit (implemented in hardware or software or a combination thereof) adapted to perform prediction of a future signal part based on a current signal part and/or a previous signal part.
- the functional unit may be adapted to predict a next sample of the signal.
- the functional unit may be adapted to determine which of a number of signal types the signal belongs to and thereby predict the future part of the signal.
- a typical cognitive network may, additionally, be a functional unit
- the cognitive network may be adapted to match a plurality of signals to each other and distinguish one or more signal characteristics that are common to two or more of the signals. Such signal characteristics may then be used in a prediction algorithm to determine whether or not a new signal is of a same type as one or more of the plurality of signals.
- the cognitive network may be a (possibly self-learning) predicting arrangement according to some embodiments.
- the cognitive network may be an artificial neural network (see e.g. US 5,717,832).
- the cognitive network may be a streaming recognition and prediction arrangement.
- the analog-to-digital converter may be any suitable known or future type of analog-to-digital converter.
- the analog-to-digital converter may comprise one or more successive approximation register analog-to-digital converters (SAR ADC, see e.g. WO 2012/123578 Al and EP 0624289 B l).
- SAR ADC successive approximation register analog-to-digital converters
- analog- to-digital converter structures are pipe-lined analog-to-digital converters and time- interleaved analog-to-digital converters (e.g. parallel successive analog-to-digital converters).
- US 2011/0304489 Al, WO 2007/093478 Al, EP 0624289 Bl and WO 2010/042051 Al describe various example time-interleaved analog-to-digital converter structures.
- the cognitive network may be further adapted to predict at least part of a next sample of the digital converted signal based on the received digital converted signal and one or more characteristics of the analog signal source, and control at least one of the sample clock signal and the process clock signal based on the at least partially predicted next sample.
- the analog-to-digital converter may be further adapted to produce the digital converted signal based on the at least partially predicted next sample.
- the at least partially predicted next sample may be fed back to the analog-to-digital converter.
- the analog-to-digital converter may use the at least partially predicted next sample as an initial value for production of the next sample of the digital converted signal.
- the analog-to-digital converter may use the resources normally used for determining the most significant bits for other purposes (higher precision in the quantization, faster sampling rate and/or energy saving).
- the at least partially predicted next sample value may be used as a reference value for the analog-to-digital converter. This may have the advantage that a smaller ADC range may be used, which in turn may lead to higher precision and/or lower energy consumption.
- the analog-to-digital converter may be adapted to produce the digital converted signal by comparing a next sample of the analog input signal with the at least partially predicted next sample.
- the cognitive network may, for example, be adapted to control the sample clock and/or the process clock in relation to a difference between the received digital converted signal and the at least partially predicted next sample. If the absolute value of the difference is small (e.g. smaller than a first threshold value), the sample clock period may be increased according to some embodiments (since it may be assumed that the analog input signal is not changing rapidly). If the absolute value of the difference is large (e.g. larger than a second threshold value, which may or may not be the same as the first threshold value), the sample clock period may be decreased according to some embodiments (since it may be assumed that the analog input signal is changing rapidly).
- a second threshold value which may or may not be the same as the first threshold value
- analog-to-digital converter when the sampling clock period is increased, may use the resources normally used for accommodating a high sampling rate for other purposes (higher precision in the quantization and/or energy saving (e.g. by lowering the process clock rate)).
- the cognitive network may be further adapted to control a conversion range of the analog-to-digital converter based on the at least partially predicted next sample in some embodiments.
- the digital output signal may, according to some embodiments, be equal to one of the received digital converted signal, an adjusted version of the received digital converted signal, and a classification of the analog input signal based on the received digital converted signal.
- the cognitive signal converter may be considered as an analog-to-information converter.
- An analog-to-information converter typically has the advantage of being able to present the information of the analog signal in a highly compressed way (see e.g. Chen, Chandrakasan, Stojanovic, "Design and Analysis of a Hardware-Efficient Compressed Sensing Architecture for Data Compression in
- the cognitive signal converter may further comprise an image processing framer adapted to subject the digital converted signal of the analog-to- digital converter to a framing operation.
- the cognitive network is adapted to receive the framed digital converted signal as the digital converted signal of the analog-to-digital converter. These embodiments are particularly suitable when the analog input signal is an image signal, such as a video signal.
- the cognitive network may, for example, be further adapted to detect a background item of the framed digital converted signal and a moving item of the framed digital converted signal and to control the framing operation of the image processing framer based on the detection.
- the analog-to-digital converter may be a first analog-to-digital converter and the cognitive network may be a first cognitive network.
- the cognitive signal converter may further comprise a second analog-to-digital converter and a second cognitive network, wherein the first cognitive network is adapted to control the second cognitive network.
- Such embodiments may be particularly suitable for processing of a 3 -dimensional image signal.
- the first analog-to-digital converter may operate on a first analog input signal from a first recording device (e.g. a camera) and the second analog-to-digital converter may operate on a second analog input signal from a second recording device recorded
- the one or more characteristics of the analog signal source may be
- a second aspect is an integrated circuit comprising the cognitive signal converter of the first aspect
- a third aspect is an electronic device comprising the cognitive signal converter of the first aspect or the integrated circuit of the second aspect.
- a method of operating an analog-to- digital converter.
- the method comprises receiving an analog input signal via an analog signal input port of a cognitive signal converter comprising the analog-to-digital converter and producing a sample of a digital converted signal based on the analog input signal, a sample clock signal and a process clock signal by sampling the analog input signal in accordance with the sample clock signal and quantizing the analog input signal sample, wherein the quantizing process is operated by the process clock signal.
- the method also comprises controlling at least one of the sample clock signal and the process clock signal based on the digital converted signal and one or more characteristics of the analog signal source and producing a digital output signal based on the digital converted signal.
- the fourth aspect may additionally have features identical with or corresponding to any of the various features as explained above for the first aspect.
- An advantage of some embodiments is that the analog-to-digital conversion may be very flexibly controlled to provide for varying requirements and/or
- the figure of merit, the power consumption, and/or other performance metrics of the cognitive converter may be improved compared to other converters.
- Another advantage of some embodiments is that the information conveyed by the analog signal may be presented in a compressed way and hence may be transferred in an energy efficient way.
- Fig. 1 is a block diagram illustrating an example arrangement comprising a cognitive signal converter according to some embodiments
- Fig. 2 is a block diagram illustrating an example arrangement comprising a cognitive signal converter according to some embodiments
- Fig. 3 is a block diagram illustrating an example arrangement comprising a cognitive signal converter according to some embodiments
- Fig. 4 is a flowchart illustrating example method steps according to some embodiments.
- Fig. 5 is a block diagram illustrating an example analog-to-digital converter suitable for the cognitive signal converter according to some embodiments
- Fig. 6 is a schematic drawing illustrating processing of an analog input signal according to some embodiments.
- an analog input signal is input to an analog-to-digital converter and where the output of the analog-to-digital converter is used by a cognitive network to produce a digital output signal and to control the analog-to-digital converter.
- the cognitive network is typically aware of (or is able to learn) one or more characteristics of the analog signal source.
- the one or more characteristics may be achieved by training (self-learning) of the cognitive network and/or based on prior knowledge regarding the analog input signal made available to the cognitive network (e.g. by manual input, by automatic input from the analog signal source, by programming, by setting of parameters or algorithms, etc.).
- the cognitive network may also be adapted to use the output of the analog-to- digital converter to predict (at least partially) one or more future samples of the output of the analog-to-digital converter.
- the prediction may be according to any suitable known or future method.
- a predicted sample is referred to herein, that notation is meant to also include a partially predicted sample (e.g. a prediction of a subset of the bits the sample is composed of, such as, for example, a number of most significant bits or a number of least significant bits).
- the cognitive network may use the output of the analog-to-digital converter
- sample clock is used to control the sampling of the analog input signal
- process clock is used to control the operational speed of the analog-to-digital converter when digitizing (i.e. quantizing) an analog sample to produce a sample of the output of the analog-to-digital converter.
- a clock controller may be provided internal or external to the cognitive network.
- the clock controller may have a system clock signal as an input and may provide the sample clock and/or the process clock as outputs (e.g. by dividing, shifting, slicing, duplicating, etc. the system clock signal in any suitable known or future manner).
- the clock controller is controlled by the cognitive network based on the output of the analog-to-digital converter and one or more characteristics of the analog signal source.
- the predicted samples may also be used to control the clock controller, for example, based on the difference (e.g. sign and/or absolute value) between ADC output samples and predicted samples or based on a matching of ADC output samples and predicted samples to a characteristic signal curve.
- the sample clock rate may be decreased such that excessive sampling is avoided and/or the process clock rate may be decreased such that unnecessarily accurate quantization is avoided.
- the sample clock rate may be decreased while the process clock rate may be increased. If it may be assumed that the analog input signal is in a period where precision in the analog-to-digital conversion is of essence and where the analog input signal changes rapidly, the sample clock rate and the process clock rate may be increased.
- the predicted samples may be further used to control the operation of the analog-to-digital converter.
- the predicted samples may be fed back from the cognitive network to the analog-to-digital converter.
- the analog-to-digital converter may, for example, use the predicted samples as a starting point for its quantization process.
- the quantization process may then comprise comparing the analog sample with the predicted next sample. (In some of these embodiments, estimation of one or more of the most significant bits is not needed. Instead, those bits may be extracted directly from the predicted sample.)
- the analog-to-digital converter needs fewer processing cycles to come to a specific result compared to if there was no prediction available. This may lead to lower energy consumption (e.g. by lowering of the processing clock rate).
- one or more processing cycles may be used to achieve a higher precision in the quantization (e.g. by letting the analog-to-digital converter operate in a narrower range). Yet alternatively or additionally, one or more processing cycles may be used to accommodate an increased sampling clock rate.
- the cognitive network may control the analog-to- digital converter by providing a predicted sample value, an operational range, a sample clock and a process clock. In some embodiments, only a subset of these control signals may be used. For example, only the adapted sample clock and the adapted process clock may be provided to the analog-to-digital converter in some embodiments.
- the cognitive network is further adapted to produce the digital output signal based on the output from the analog-to-digital converter.
- the digital output signal is equal to the output from the analog-to-digital converter or to an adjusted version of the output from the analog-to- digital converter.
- the analog input signal is a quadrature amplitude modulation (QAM) signal it is known that the signal is a sinusoidal signal where the amplitude and phase belongs to a limited set of amplitudes and phases.
- the cognitive network may (based on earlier samples) adjust the output based on the possible amplitudes and phases.
- the digital output signal may comprise a
- the cognitive network may be adapted to detect the current state based on the output from the analog-to-digital converter and the digital output signal may simply comprise an indication of the detected state (2 bits in this example).
- the cognitive network may be able to detect (based on the possible amplitudes and phases) the QAM symbol after a few number of samples. Then, a symbol representation (classification) may be output and no more samples are needed during the current symbol period.
- the cognitive network may produce the digital output signal based on partial samples of the output from the analog-to-digital converter. For example, if the cognitive network is able to determine a classification based on a part of a sample (e.g. based on a number of most significant bits), the classification may be used as the digital output signal and the analog-to-digital conversion may be terminated prematurely (e.g. by adjusting the process clock so that the rest of the sample is not processed and resetting the ADC for the next sample).
- several analog-to-digital converters may process parallel analog input signals and input them to a single cognitive network, which produces a classification based on the combination of analog-to-digital converter outputs.
- the analog-to-digital converter may comprise one or more successive approximation register analog-to-digital converters (SAR ADC).
- SAR ADC successive approximation register analog-to-digital converters
- the SAR ADC may, for example, be formed by a plurality of parallel ADC:s, which may be individually controlled by the cognitive network. For example, when the sampling rate is low, the cognitive network may put a corresponding number of the parallel ADC:s in a low activity (or sleep) mode to save energy.
- the SAR ADC may, for example, be a time-interleaved ADC formed by a plurality of constituent SAR ADC:s, which may be individually controlled by the cognitive network. Any interleaving errors (e.g. time offsets) may be corrected in the cognitive network.
- the SAR ADC may, for example, be an ADC with redundancy formed by more ADC:s than crucially needed (e.g. to be able to perform calibration of the ADC:s during run time) controlled by the cognitive network.
- FIG. 1 is a schematic block diagram illustrating an example arrangement comprising a cognitive signal converter 100 according to some embodiments.
- the arrangement also comprises an analog signal source (SRC) 101 providing an analog input signal 141 to an analog input port of the cognitive signal converter 100 and a processor (PROC) 102 that uses the digital output signal 143 of the cognitive signal converter 100 for some purpose (e.g. further processing and/or rendering; including signal demodulation - e.g. Orthogonal Frequency Division Multiplexing (OFDM) demodulation of a Wireless Local Area Network (WLAN) receiver, object tracking in a video sequence, Moving Picture Experts Group (MPEG) encoding, fingerprint recognition, touch recognition for optical touch screens, etc. ).
- SRC analog signal source
- PROC processor
- the cognitive signal converter 100 comprises an analog-to-digital converter
- ADC ADC 110
- CNW cognitive network
- CLK CNTR clock controller 130
- the clock controller 130 is illustrated in Figure 1 as external to the cognitive network 120. In other embodiments, the clock controller may be comprised in the cognitive network.
- the ADC 110 processes the analog input signal 141 based on a process clock signal 147, a sample clock signal 146 and a feedback signal 149 from the cognitive network 120 to produce a digital converted signal 145.
- the digital converted signal 145 may be directly output to the processor 102 according to some embodiments as illustrated by 144 in Figure 1.
- the digital converted signal 145 is also input to the cognitive network 120, which may use the digital converted signal 145 and (pre-coded and/or learnt) characteristics of the signal source 101 to predict a next sample of the digital converted signal 145. As elaborated on above, the predicted sample may be fed back to the ADC 110 (via the feedback signal 149). Furthermore, the digital converted signal 145 and the characteristics of the signal source (and possibly the predicted sample) may be used by the cognitive network 120 to control (via control signal 148) the sample clock signal 146 and/or the process clock signal 147 of the clock controller 130 in relation to the system clock (CLK) 142 input to the clock controller 130.
- CLK system clock
- Figure 2 is a schematic block diagram illustrating an example arrangement comprising a cognitive signal converter 200 according to some embodiments.
- the blocks 201, 202, 210, 220 and 230 of Figure 2 are identical to (or at least similar to) the corresponding blocks 101, 102, 110, 120 and 130 of Figure 1.
- the signals 241, 242, 243, 245, 246, 247, 248 and 249 of Figure 2 are identical to (or at least similar to) the corresponding signals 141, 142, 143, 145, 146, 147, 148 and 149 of Figure 1. These blocks and signals will not be elaborated on further.
- the cognitive signal converter 200 also comprises a framer (FR) 250, adapted to perform an image processing framing operation on the output 245 of the ADC 210 before forwarding it to the cognitive network 220 as the framed signal 252.
- the framed signal 252 may be directly output to the processor 202 according to some embodiments as illustrated by 244 in Figure 2.
- the cognitive network 220 may also be adapted to control the framer 250 via control signal 251.
- the cognitive network 220 may be adapted to detect a background item and a moving item of the framed signal 252 and control the framing operation of the image processing framer based on the detection.
- the cognitive network 220 may be adapted to control the framing by indicating a position, direction and velocity of a moving item, and the framer 250 may adapt which parts of the frame it needs to convert and when based on these indications.
- the cognitive signal converter 200 is particularly suitable for image processing applications.
- Figure 3 is a schematic block diagram illustrating an example arrangement comprising a cognitive signal converter 300 according to some embodiments.
- the blocks 301, 302, 310, 320, 330 and 350 of Figure 3 are identical to (or at least similar to) the corresponding blocks 201, 202, 210, 220, 230 and 250 of Figure 2.
- the signals 341, 342, 343, 344, 345, 346, 347, 348, 349, 351 and 352 of Figure 3 are identical to (or at least similar to) the corresponding signals 241, 242, 243, 244, 245, 246, 247, 248, 249, 251 and 252 of Figure 2. These blocks and signals will not be elaborated on further.
- the cognitive converter 300 also comprises a second set of blocks - (ADC) 360, framer (FR) 390, cognitive network (CNW2) 370 and clock controller (CLK CNTR) 380 - identical to (or at least similar to) the corresponding blocks - (ADC) 310, framer (FR) 350, cognitive network (CNW1) 320 and clock controller (CLK CNTR) 330 - respectively.
- the ADC 360 processes a second part of the analog input signal 361 based on a process clock signal 367, a sample clock signal 346 and a feedback signal 369 from the second cognitive network 370 to produce a digital converted signal 365.
- the framer (FR) 390 is adapted to perform an image processing framing operation on the output 365 of the ADC 360 before forwarding it to the second cognitive network 370 as the framed signal 392.
- the framed signal 392 may be directly output to the processor 302 according to some embodiments as illustrated by 364 in Figure 3.
- the framed signal 392 is input to the second cognitive network 370, which may use it and (pre-coded and/or learnt) characteristics of the signal source 301 to predict the next sample of the digital converted signal, and controls (via control signal 368) the clock controller 380.
- the second cognitive network 370 may also be adapted to control the framer 390 via control signal 391.
- sample clock 346 is the same for both of the
- the sample clock may differ between the ADC:s 310, 360 and may be controlled by the respective cognitive network 320, 370.
- the first cognitive network (CNW1) 320 may be adapted to transfer information and/or control signals to the second cognitive network (CNW2) 370 via the connection 393. Thereby, predictions, detections, and control signals (or part(s) thereof) already achieved by the first cognitive network 320 need not be duplicated by the second cognitive network 370, which typically saves energy and/or processing resources.
- the cognitive signal converter 300 is particularly suitable for 3D image processing applications (e.g. if the source 301 comprises a first source (SRC1) 301a which may be a first image capturing device such as a camera with high resolution and a second source (SRC2) 301b which may be a second image capturing device such as a camera with low resolution, wherein the first and second image capturing devices are located in relation to each other, e.g. at a distance corresponding to a typical distance between the eyes of a human, to collectively provide a 3D image).
- SRC1 301a which may be a first image capturing device such as a camera with high resolution
- SRC2 second source
- Figure 4 illustrate an example method according to some embodiments.
- the method of Figure 4 may, for example, be performed by any of the cognitive signal converters 100, 200, 300 or Figures 1, 2 and 3, respectively.
- the method is initiated in step 410 by setting characteristics parameters that define the analog signal source to initial values. These characteristics parameters are used by the cognitive network as elaborated on above, and may be stationary or may be dynamically changed during processing of the analog signal.
- an analog input signal of the analog source is received via an analog signal input port of the cognitive signal converter and sampled, in step 420, by the analog-to-digital converter based on the sampling clock signal.
- the analog-to-digital converter digitizes (e.g. by quantization) the analog sample in step 430 to produce a sample of a digital converted signal based on the process clock signal.
- the cognitive network predicts the next sample of the digital converted signal based on the past sample(s) and the characteristics parameters.
- the cognitive network controls the sample clock signal and the process clock signal based on the past sample(s) and the characteristics parameters (and possibly the predicted next sample), and in optional step 460, it feeds back the predicted sample to the analog-to-digital converter for use in the quantization of future samples.
- the cognitive network also produces, in step 470, a digital output signal, which may be equal to the output from the analog-to-digital converter (possibly adjusted) or may be a classification of the current state of the analog input signal.
- Figure 5 is a schematic block diagram illustrating an example analog-to-digital converter (ADC) 510 suitable for the cognitive signal converter according to some embodiments.
- the ADC 510 may, for example, be used as any of the ADC:s 110, 210, 310 and 360 of Figures 1, 2 and 3.
- the example ADC 510 is a successive approximation register (SAR) ADC
- the sample and hold unit 511 is adapted to sample an analog input signal 541 (compare with signals 141, 241, 341 and 361 of Figures 1, 2 and 3) at a sampling rate defined by the sample clock signal 546 (compare with signals 146, 246 and 346 of Figures 1, 2 and 3).
- a predicted next sample 549 may be stored in the successive approximation register 512, and at a processing rate determined by the processing clock signal 547 (compare with signals 147, 247, 347 and 367 of Figures 1, 2 and 3) the content of the successive approximation register 512 is converted to an analog value in the DAC 513 and compared with the sampled analog input signal in the comparator 514. Each comparison determines the value of a bit of the successive approximation register 512 and the successive approximation register 512 is updated accordingly. When the respective value of all bits has been determined the quantized sample value is output at 545.
- Figure 6 is a schematic drawing illustrating processing of an analog input signal 610 according to some embodiments.
- the signal 610 has three different states as shown in Figure 6; a first state where the signal amplitude is close to zero (e.g. in the time spans illustrated by 621, 622, 623), a second state where the signal amplitude has a single peaked shape (e.g. in the time span illustrated by 651), and a third state where the signal amplitude has a double peaked shape (e.g. in the time span illustrated by 652).
- the signal When the signal is in the first state, it may only be important to know if the signal is about to transferred to another state and the sampling rate may be rather low. When the signal is in the second or third state, it may be crucial to have high resolution in time to determine which of the second and third state the signal is in and the sampling rate should be rather high.
- the cognitive network may be adapted to compare the amplitude of the ADC output with a threshold value 620 and change the sampling rate from a low value to a high value if the amplitude of the ADC output is above the threshold value 620 while the amplitude of the previous ADC output was below the threshold value 620 (i.e. it predicts that this marks a transfer to the second or third state).
- the cognitive network may also be adapted to change the sampling rate from the high value to the low value when it has detected the second or third state.
- the third state may be considered detected if an amplitude dip is experienced (as illustrated in time interval 652) and the second state may be considered detected if the amplitude of the ADC output falls below the threshold value 620 without any amplitude dip being
- the signal when the signal is in the first state, energy may be saved since there is less samples to process for the ADC.
- energy may be saved since there is less samples to process for the ADC.
- one or more of the constituent ADC:s may be put in a sleep mode and/or a processing rate may be lowered.
- the digital output signal of the cognitive signal converter may comprise an indication of the current state of the analog input signal.
- DSP digital signal processors
- CPU central processing units
- FPGA field-programmable gate arrays
- ASIC application-specific integrated circuits
- Embodiments may appear within an electronic apparatus comprising circuitry /logic or performing methods according to any of the embodiments.
- the electronic apparatus may, for example, be a 3D tracking camera, a touch screen detector, a fingerprint classification device, an MPEG encoder/decoder, or an OFDM receiver/decoder.
Abstract
Description
Claims
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/107,568 US9602123B2 (en) | 2014-01-15 | 2014-12-03 | Cognitive signal converter |
EP14879162.7A EP3095194A4 (en) | 2014-01-15 | 2014-12-03 | Cognitive signal converter |
JP2016544132A JP2017505045A (en) | 2014-01-15 | 2014-12-03 | Cognitive signal converter |
KR1020167014920A KR101740422B1 (en) | 2014-01-15 | 2014-12-03 | Cognitive signal converter |
CN201480072109.4A CN105874717B (en) | 2014-01-15 | 2014-12-03 | Recognize signal adapter |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
SE1450033 | 2014-01-15 | ||
SE1450033-4 | 2014-01-15 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2015108463A1 true WO2015108463A1 (en) | 2015-07-23 |
Family
ID=53543241
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/SE2014/051445 WO2015108463A1 (en) | 2014-01-15 | 2014-12-03 | Cognitive signal converter |
Country Status (6)
Country | Link |
---|---|
US (1) | US9602123B2 (en) |
EP (1) | EP3095194A4 (en) |
JP (1) | JP2017505045A (en) |
KR (1) | KR101740422B1 (en) |
CN (1) | CN105874717B (en) |
WO (1) | WO2015108463A1 (en) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8485442B2 (en) | 2009-07-02 | 2013-07-16 | Biometric Payment Solutions | Electronic transaction verification system with biometric authentication |
JP6486186B2 (en) * | 2015-05-01 | 2019-03-20 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
EP3844879A1 (en) * | 2018-08-31 | 2021-07-07 | Telefonaktiebolaget Lm Ericsson (Publ) | Control of a time-interleaved analog-to-digital converter |
US11354237B2 (en) * | 2019-03-18 | 2022-06-07 | SiliconIntervention Inc. | Multiport memory with analog port |
CN111599256A (en) * | 2020-05-29 | 2020-08-28 | 徐州工业职业技术学院 | Experimental method and device for digital power electronic and electrical control |
JP2022146460A (en) | 2021-03-22 | 2022-10-05 | キオクシア株式会社 | Semiconductor circuit, reception device, and memory system |
Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4792787A (en) * | 1987-02-04 | 1988-12-20 | The United States Of America As Represented By The Secretary Of The Navy | Wide dynamic range analog-to-digital converter using linear prediction |
EP0446968A2 (en) * | 1983-09-06 | 1991-09-18 | Mitsubishi Denki Kabushiki Kaisha | Vector quantizer |
EP0467577A2 (en) * | 1990-07-16 | 1992-01-22 | Sony Corporation | Video image processing apparatus |
GB2265775A (en) * | 1992-03-30 | 1993-10-06 | Hughes Aircraft Co | Feed forward predictive analog-to-digital converter |
US5543795A (en) | 1995-06-02 | 1996-08-06 | Intermedics, Inc. | Hybrid analog-to-digital convertor for low power applications, such as use in an implantable medical device |
WO1999060705A1 (en) * | 1998-05-15 | 1999-11-25 | Lewyn Consulting, Inc. | Recursive multi-bit adc with predictor |
US20060176201A1 (en) * | 2005-02-10 | 2006-08-10 | Seiko Epson Corporation | Analog front-end circuit and electronic device |
US20110148682A1 (en) * | 2009-12-19 | 2011-06-23 | General Electric Company | Predictive analog-to-digital converter and methods thereof |
US20130009796A1 (en) * | 2010-03-29 | 2013-01-10 | Panasonic Corporation | Clock generator circuit for successive approximatiom analog to-digital converter |
WO2013006697A2 (en) | 2011-07-05 | 2013-01-10 | Massachusetts Institute Of Technology | Energy-efficient time-stampless adaptive nonuniform sampling |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
SE500357C2 (en) | 1992-01-31 | 1994-06-06 | Silicon Construction Sweden Ab | Arrangements for analogue / digital conversion |
EP0694854B1 (en) | 1994-07-28 | 2002-06-05 | International Business Machines Corporation | Improved neural semiconductor chip architectures and neural networks incorporated therein |
US7298412B2 (en) * | 2001-09-18 | 2007-11-20 | Ricoh Company, Limited | Image pickup device, automatic focusing method, automatic exposure method, electronic flash control method and computer program |
JP4337505B2 (en) * | 2003-10-31 | 2009-09-30 | ソニー株式会社 | Imaging apparatus and imaging method, image processing apparatus and image processing method, image display system, recording medium, and program |
ATE417409T1 (en) | 2006-02-17 | 2008-12-15 | Sicon Semiconductor Ab | TIME-NESTED ANALOG-DIGITAL CONVERTER |
US8064560B2 (en) * | 2008-02-05 | 2011-11-22 | Honeywell International Inc. | Systems and methods for detecting a signal across multiple Nyquist bands |
SE533293C2 (en) | 2008-10-10 | 2010-08-17 | Zoran Corp | Analog / digital converter |
JP5589527B2 (en) * | 2010-04-23 | 2014-09-17 | 株式会社リコー | Imaging apparatus and tracking subject detection method |
JP5576706B2 (en) * | 2010-05-10 | 2014-08-20 | キヤノン株式会社 | Image processing apparatus, control method therefor, and imaging apparatus |
US8212697B2 (en) | 2010-06-15 | 2012-07-03 | Csr Technology Inc. | Methods of and arrangements for offset compensation of an analog-to-digital converter |
TWI545903B (en) | 2011-03-17 | 2016-08-11 | 安娜卡敦設計公司 | Adc calibration |
-
2014
- 2014-12-03 EP EP14879162.7A patent/EP3095194A4/en not_active Withdrawn
- 2014-12-03 KR KR1020167014920A patent/KR101740422B1/en active IP Right Grant
- 2014-12-03 WO PCT/SE2014/051445 patent/WO2015108463A1/en active Application Filing
- 2014-12-03 US US15/107,568 patent/US9602123B2/en active Active
- 2014-12-03 JP JP2016544132A patent/JP2017505045A/en not_active Withdrawn
- 2014-12-03 CN CN201480072109.4A patent/CN105874717B/en active Active
Patent Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0446968A2 (en) * | 1983-09-06 | 1991-09-18 | Mitsubishi Denki Kabushiki Kaisha | Vector quantizer |
US4792787A (en) * | 1987-02-04 | 1988-12-20 | The United States Of America As Represented By The Secretary Of The Navy | Wide dynamic range analog-to-digital converter using linear prediction |
EP0467577A2 (en) * | 1990-07-16 | 1992-01-22 | Sony Corporation | Video image processing apparatus |
GB2265775A (en) * | 1992-03-30 | 1993-10-06 | Hughes Aircraft Co | Feed forward predictive analog-to-digital converter |
US5543795A (en) | 1995-06-02 | 1996-08-06 | Intermedics, Inc. | Hybrid analog-to-digital convertor for low power applications, such as use in an implantable medical device |
WO1999060705A1 (en) * | 1998-05-15 | 1999-11-25 | Lewyn Consulting, Inc. | Recursive multi-bit adc with predictor |
US20060176201A1 (en) * | 2005-02-10 | 2006-08-10 | Seiko Epson Corporation | Analog front-end circuit and electronic device |
US20110148682A1 (en) * | 2009-12-19 | 2011-06-23 | General Electric Company | Predictive analog-to-digital converter and methods thereof |
US20130009796A1 (en) * | 2010-03-29 | 2013-01-10 | Panasonic Corporation | Clock generator circuit for successive approximatiom analog to-digital converter |
WO2013006697A2 (en) | 2011-07-05 | 2013-01-10 | Massachusetts Institute Of Technology | Energy-efficient time-stampless adaptive nonuniform sampling |
Non-Patent Citations (7)
Title |
---|
ARTAN ET AL.: "Optimizing Analog-To-Digital Converters for Sampling Extracellular Potentials", ANNUAL INTERNATIONAL CONFERENCE OF THE IEEE ENGINEERING IN MEDICINE AND BIOLOGY (EMBS, 28 August 2012 (2012-08-28), pages 1663 - 1666, XP032463249, DOI: doi:10.1109/EMBC.2012.6346266 |
CHEN, F. ET AL.: "Design and Analysis of a Hardware-Efficient Compressed Sensing Architecture for Data Compression in Wireless Sensors", I: IEEE JOURNAL OF SOLID-STATE CIRCUITS, February 2012 (2012-02-01), pages 744 - 756, XP011422469 * |
GROZA, V. ET AL.: "Differential predictive floating-point analog-t digital converter", I: MEASUREMENT, vol. 35, no. 2, March 2004 (2004-03-01), pages 139 - 151, XP004488344 * |
See also references of EP3095194A4 |
SEPEHRIAN ET AL.: "A signal-Specific Successive-Approximation Analog-to-Digital Converter", IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS, 15 May 2011 (2011-05-15), pages 1624 - 1627, XP031997951, DOI: doi:10.1109/ISCAS.2011.5937890 |
VAN RETHY ET AL.: "Predictive sensing in analog-to-digital converters for biomedical applications", IEEE INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS (ISSCS, 11 July 2013 (2013-07-11), pages 1 - 4 |
ZAARE ET AL.: "A New Power Efficient Wireless Non-Uniform Adaptive-Sampling ECG Recording System", IEEE IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE, 14 May 2013 (2013-05-14), pages 1 - 5, XP032483328, DOI: doi:10.1109/IranianCEE.2013.6599768 |
Also Published As
Publication number | Publication date |
---|---|
JP2017505045A (en) | 2017-02-09 |
KR20160107156A (en) | 2016-09-13 |
US9602123B2 (en) | 2017-03-21 |
EP3095194A4 (en) | 2017-09-20 |
CN105874717A (en) | 2016-08-17 |
US20160322984A1 (en) | 2016-11-03 |
EP3095194A1 (en) | 2016-11-23 |
KR101740422B1 (en) | 2017-05-26 |
CN105874717B (en) | 2018-02-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9602123B2 (en) | Cognitive signal converter | |
US8659464B2 (en) | Analog-digital converter and converting method using clock delay | |
US9136856B1 (en) | Background DAC calibration for pipeline ADC | |
US20160044439A1 (en) | Compressed sensing with machine-to-machine communication | |
US10218372B1 (en) | Method to detect blocker signals in interleaved analog-to-digital converters | |
US10962933B1 (en) | Multibit per stage pipelined time-to-digital converter (TDC) | |
US9319249B2 (en) | Receiver for high speed communication channel | |
CN106961563B (en) | Low-noise wide-dynamic-range image sensor related multi-sampling circuit | |
TW201444298A (en) | Successive-approximation-register analog-to-digital converter (SAR ADC) and method therefor | |
JP2017022449A (en) | Analog/digital converter, radiation detector, and radio receiver | |
CN106992784B (en) | Sampling time mismatch correction method for time-interleaved ADC (analog to digital converter) based on correction direction judgment | |
CN101320982B (en) | Time sequence reply parameter generation circuit and signal receiving circuit | |
CN105991136B (en) | Serial interface of analog-to-digital converter and data alignment method and device thereof | |
US9252940B2 (en) | Phase tracking for a sampling clock | |
US9961288B2 (en) | Image sensor and imaging device comprising oversampling AD converter and recursive AD converter | |
CN106712776B (en) | Successive approximation type analog-to-digital converter and control method thereof | |
JP2011232067A (en) | Signal processor and radio-controlled timepiece | |
US10505557B2 (en) | Analog-to-digital converter, electronic device, and method of controlling analog-to-digital converter | |
CN114826264A (en) | Time delay calibration circuit, time delay calibration method, signal receiving device, sensor and electronic equipment | |
EP3834441B1 (en) | Compressive sensing method and edge node of distributed computing networks | |
CN102195651B (en) | High-speed analogue-digital converter | |
TW201108622A (en) | Apparatus for auto phase detection for video signal and method thereof | |
Wang et al. | A programmable analog-to-information converter for agile biosensing | |
Liu et al. | Low-power column-parallel ADC for CMOS image sensor by leveraging spatial likelihood in natural scene | |
JP5860523B1 (en) | Time digital converter |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 14879162 Country of ref document: EP Kind code of ref document: A1 |
|
DPE1 | Request for preliminary examination filed after expiration of 19th month from priority date (pct application filed from 20040101) | ||
ENP | Entry into the national phase |
Ref document number: 20167014920 Country of ref document: KR Kind code of ref document: A |
|
WWE | Wipo information: entry into national phase |
Ref document number: 15107568 Country of ref document: US |
|
REEP | Request for entry into the european phase |
Ref document number: 2014879162 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2014879162 Country of ref document: EP |
|
ENP | Entry into the national phase |
Ref document number: 2016544132 Country of ref document: JP Kind code of ref document: A |
|
NENP | Non-entry into the national phase |
Ref country code: DE |