WO2015084155A1 - A method for producing a reduced reverse leakage current trenched schottky diode - Google Patents
A method for producing a reduced reverse leakage current trenched schottky diode Download PDFInfo
- Publication number
- WO2015084155A1 WO2015084155A1 PCT/MY2014/000201 MY2014000201W WO2015084155A1 WO 2015084155 A1 WO2015084155 A1 WO 2015084155A1 MY 2014000201 W MY2014000201 W MY 2014000201W WO 2015084155 A1 WO2015084155 A1 WO 2015084155A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- forming
- trench
- layer
- leakage current
- schottky diode
- Prior art date
Links
- 238000004519 manufacturing process Methods 0.000 title claims description 12
- 229910052751 metal Inorganic materials 0.000 claims abstract description 38
- 239000002184 metal Substances 0.000 claims abstract description 38
- 238000000034 method Methods 0.000 claims abstract description 26
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims abstract description 17
- 229920005591 polysilicon Polymers 0.000 claims abstract description 17
- 229910021332 silicide Inorganic materials 0.000 claims abstract description 13
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 claims abstract description 13
- 238000004140 cleaning Methods 0.000 claims abstract description 9
- 238000000151 deposition Methods 0.000 claims abstract description 9
- 238000004151 rapid thermal annealing Methods 0.000 claims abstract description 9
- 239000000126 substance Substances 0.000 claims abstract description 7
- 238000000137 annealing Methods 0.000 claims abstract description 5
- 230000003647 oxidation Effects 0.000 claims abstract description 4
- 238000007254 oxidation reaction Methods 0.000 claims abstract description 4
- 230000005684 electric field Effects 0.000 claims description 2
- 238000005530 etching Methods 0.000 claims 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N silicon dioxide Inorganic materials O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 7
- 229910008479 TiSi2 Inorganic materials 0.000 description 5
- DFJQEGUNXWZVAH-UHFFFAOYSA-N bis($l^{2}-silanylidene)titanium Chemical compound [Si]=[Ti]=[Si] DFJQEGUNXWZVAH-UHFFFAOYSA-N 0.000 description 5
- 239000004065 semiconductor Substances 0.000 description 5
- 239000000758 substrate Substances 0.000 description 5
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 3
- 235000012239 silicon dioxide Nutrition 0.000 description 3
- 239000000377 silicon dioxide Substances 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- 239000004020 conductor Substances 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 238000001039 wet etching Methods 0.000 description 2
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- AZDRQVAHHNSJOQ-UHFFFAOYSA-N alumane Chemical group [AlH3] AZDRQVAHHNSJOQ-UHFFFAOYSA-N 0.000 description 1
- 239000004411 aluminium Substances 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 238000001465 metallisation Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000011084 recovery Methods 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 238000012876 topography Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/861—Diodes
- H01L29/872—Schottky diodes
- H01L29/8725—Schottky diodes of the trench MOS barrier type [TMBS]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/47—Schottky barrier electrodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66083—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by variation of the electric current supplied or the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. two-terminal devices
- H01L29/6609—Diodes
- H01L29/66143—Schottky diodes
Definitions
- the present invention relates to a method of producing a trench Schottky diode with low reverse leakage current.
- a trench Schottky diode and a manufacturing method thereof are provided.
- a plurality of trenches are formed in a semiconductor substrate.
- a plurality of doped regions are formed in the semiconductor substrate and under some of the trenches.
- a gate oxide layer is formed on a surface of the semiconductor substrate and the surfaces of the trenches.
- a polysilicon structure is formed on the gate oxide layer. Then, the polysilicon structure is etched, so that the gate oxide layer within the trenches is covered by the polysilicon structure.
- a mask layer is formed to cover the polysilicon structure within a part of the trenches and a part of the gate oxide layer, and the semiconductor substrate uncovered by the mask layer is exposed.
- a metal sputtering layer is formed to cover a part of the surface of the semiconductor substrate.
- the present invention provides
- amethod for producing a reduced reverse leakage current trench Schottky diode comprising: forming a trench structure (100); forming a gate electrode inside the trench through gate oxidation (200); forming a polysilicon gate (300); forming a pre-metal dielectric layer (400); depositing a transitional metal layer (450); forming metal silicide layer (500) through rapid thermal annealing; depositing thick metal (600); and forming ohmic contact (700); characterised in that a method for reducing leakage current is in- corporated in the method for producing the trench Schottky diode.
- the method for reducing leakage current further comprising: forming a polysilicon recess (1000) after the step of forming the pre-metal dielectric layer; conducting chemical cleaning to remove unreacted metallic layer on the gate oxide (2000) after the step of forming metal silicide layer (500); and conducting second thermal rapid annealing (3000) after removing the unreacted metallic layer on the gate oxide.
- the process involves removing of unreacted metallic layer on gate oxide at the top corner of trench area and reducing the metal barrier thickness by chemical cleaning process after metal silicidation. Second rapid thermal annealing is required in the process to improve the resistivity of the metal silicide layer. There is no extra masking step required for this process.
- Figure l illustrates a flowchart of a method for producing a trench Schottky diode with a method for reducing leakage current of the present invention.
- Figure 2 illustrates a pictorial flowchart of a method for producing a trench Schottky diode with a method for reducing leakage current of the present invention.
- the present invention relates to a method for producing a reduced reverse leakage current trench Schottky diode comprising: forming a trench structure (100); forming a gate electrode inside the trench through gate oxidation (200); forming a polysilicon gate (300); forming a pre-metal dielectric layer (400); depositing a transitional metal layer (450); forming metal silicide layer (500) through rapid thermal annealing; depositing thick metal (600); and forming ohmic contact (700); characterised in that a method for reducing leakage current is incorporated in the method for producing the trench Schottky diode.
- the method for reducing leakage current further comprising: forming a polysilicon recess (1000) after the step of forming the pre-metal dielectric layer; conducting chemical cleaning to remove unreacted metallic layer on the gate oxide (2000) after the step of forming metal silicide layer (500); and conducting second thermal rapid annealing (3000) after removing the unreacted metallic layer on the gate oxide.
- the present invention is a new method of reducing leakage current in trench
- the present invention provides a use of chemical cleaning process after first rapid thermal annealing in order to remove the unreacted metallic layer from gate oxide on the top comer of the trench structure before second rapid thermal annealing being done to improve the metal silicide layer resistivity. By removing the unreacted metallic layer on gate oxide on the top corner of the trench, it helps to reduce the leakage current.
- the process begins with creating a special trench gate electrode structure by forming a polysilicon recess (1000) after the step of forming the pre-metal dielectric layer to form a proper platform for transitional metal deposition.
- pre-metal dielectric layer PMD
- contact pattern was formed.
- PMD layer is then etched using dry etch which allows about 0.20 ⁇ poly recess inside the trench.
- the gas combination used during the final dry etching gives an etch rate of Si02: Poly ratio of 1-2: 1. This etch ratio provides good topography of Si surface and oxide at the gate electrode ensuring no structure damage at the top trench area.
- the gate electrode comprises of conductor layer and dielectric layer.
- the conductor layer is formed of polysilicon and the dielectric layer is formed of silicon dioxide.
- the typical thickness of the silicon dioxide is within the range of 700A to 1700A.
- the next process is the depositing of a thin transitional metal layer (450) over fully formed and patterned trench Schottky diode structure (wafer).
- the wafer is then heated through rapid thermal annealing, allowing the transitional metal to react with exposed silicon in the active regions of the Schottky diode forming a low-resistance transitional metal silicide (500).
- the transitional metal does not react with the silicon dioxide nor the silicon nitride insulators present on the wafer.
- the unreacted metallic layer on gate oxide is selectively removed by chemical cleaning (2000) followed by conducting second thermal rapid annealing (3000) before depositing thick metal (600) and forming ohmic contact (700) at the wafer.
- This process also causes thinning of metal silicide layer at the active regions of the wafer.
- the present invention can reduce leakage current significantly thus improving the diode characteristics.
- TiSi2 is formed through rapid thermal annealing.
- the unreacted Ti and TiN is then removed by wet etching using RCA solution, leaving no Ti and TiN at the gate oxide at trench.
- the remaining TiSi2 would be then annealed again, before another wet etching takes place to make sure the complete removal of unreacted Ti and TiN layer at the gate oxide at the trench.
- the sheet resistance of the TiSi2 layer is lower than the standard process (silicide) and the thin TiSi2 layer at the trench corner contributes to the reduction of IR.
- Aluminium atoms diffused into mesa region through the thin TiSi2 layer and reduced the electric field crowding at the top corner of the trench. It creates aluminum to silicon interface layer at the top corner of mesa region as well, resulting the low leakage current as the aluminium has lower metal work function.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Electrodes Of Semiconductors (AREA)
Abstract
The method comprises forming a trench structure (100), forming a gate electrode inside the trench through gate oxidation (200); forming a polysilicon gate (300); forming a pre-metal dielectric layer (400); forming a polysilicon recess (1000) in the polysilicon gate; depositing a transitional metal layer (450); forming metal silicide layer (500) through rapid thermal annealing; conducting chemical cleaning to remove unreacted metallic layer on the gate oxide (2000) and conducting second thermal rapid annealing (3000).
Description
Description
Title of Invention: A METHOD FOR PRODUCING A REDUCED REVERSE LEAKAGE CURRENT TRENCHED SCHOTTKY
DIODE
[ 1 ] FIELD OF INVENTION
[2] The present invention relates to a method of producing a trench Schottky diode with low reverse leakage current.
[3] BACKGROUND OF THE INVENTION
[4] Schottky diodes are widely used in power applications since their forward voltage drop is low as compared to PN junction diode. These devices have fast recovery times and useful for high frequency rectification. Prior art US20120205772 for example relates to A trench Schottky diode and a manufacturing method thereof are provided. A plurality of trenches are formed in a semiconductor substrate. A plurality of doped regions are formed in the semiconductor substrate and under some of the trenches. A gate oxide layer is formed on a surface of the semiconductor substrate and the surfaces of the trenches. A polysilicon structure is formed on the gate oxide layer. Then, the polysilicon structure is etched, so that the gate oxide layer within the trenches is covered by the polysilicon structure. Then, a mask layer is formed to cover the polysilicon structure within a part of the trenches and a part of the gate oxide layer, and the semiconductor substrate uncovered by the mask layer is exposed. Afterwards, a metal sputtering layer is formed to cover a part of the surface of the semiconductor substrate.
[5] It is known that Schottky diodes tend to have poor reverse leakage characteristics.
Methods to improve the leakage characteristics in the prior art have typically caused significant increase in size of schottky diode and decrease the area efficiency.
[6] Thus, it is desirable to find alternative approaches for improving the reverse leakage characteristics of Schottky diodes. Therefore it is a need for an invention that can tackle those drawbacks.
[7] SUMMARY OF THE INVENTION
[8] According to an aspect of the present invention, the present invention provides
amethod for producing a reduced reverse leakage current trench Schottky diode comprising: forming a trench structure (100); forming a gate electrode inside the trench through gate oxidation (200); forming a polysilicon gate (300); forming a pre-metal dielectric layer (400); depositing a transitional metal layer (450); forming metal silicide layer (500) through rapid thermal annealing; depositing thick metal (600); and forming ohmic contact (700); characterised in that a method for reducing leakage current is in-
corporated in the method for producing the trench Schottky diode. The method for reducing leakage current further comprising: forming a polysilicon recess (1000) after the step of forming the pre-metal dielectric layer; conducting chemical cleaning to remove unreacted metallic layer on the gate oxide (2000) after the step of forming metal silicide layer (500); and conducting second thermal rapid annealing (3000) after removing the unreacted metallic layer on the gate oxide.
[9] The process involves removing of unreacted metallic layer on gate oxide at the top corner of trench area and reducing the metal barrier thickness by chemical cleaning process after metal silicidation. Second rapid thermal annealing is required in the process to improve the resistivity of the metal silicide layer. There is no extra masking step required for this process.
[10] BRIEF DESCRIPTION OF THE DRAWINGS
[11] Figure lillustrates a flowchart of a method for producing a trench Schottky diode with a method for reducing leakage current of the present invention.
[12] Figure 2illustrates a pictorial flowchart of a method for producing a trench Schottky diode with a method for reducing leakage current of the present invention.
[13] DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT
[14] Generally, the present invention relates to a method for producing a reduced reverse leakage current trench Schottky diode comprising: forming a trench structure (100); forming a gate electrode inside the trench through gate oxidation (200); forming a polysilicon gate (300); forming a pre-metal dielectric layer (400); depositing a transitional metal layer (450); forming metal silicide layer (500) through rapid thermal annealing; depositing thick metal (600); and forming ohmic contact (700); characterised in that a method for reducing leakage current is incorporated in the method for producing the trench Schottky diode.
[15] The method for reducing leakage current further comprising: forming a polysilicon recess (1000) after the step of forming the pre-metal dielectric layer; conducting chemical cleaning to remove unreacted metallic layer on the gate oxide (2000) after the step of forming metal silicide layer (500); and conducting second thermal rapid annealing (3000) after removing the unreacted metallic layer on the gate oxide.
[16] The removal of the unreacted metallic layer on gate electrode and active region is done via Radio Corporation of America (RCA) cleaning process. The flowchart of the methods above is illustrated in Figure 1 and depicted graphically in Figure 2.
[17] The present invention is a new method of reducing leakage current in trench
Schottky diode whereby the unreacted metallic layer is removed from the top corner of trench gate oxide area and the transitional metal layer thickness is reduced. The present invention provides a use of chemical cleaning process after first rapid thermal annealing in order to remove the unreacted metallic layer from gate oxide on the top
comer of the trench structure before second rapid thermal annealing being done to improve the metal silicide layer resistivity. By removing the unreacted metallic layer on gate oxide on the top corner of the trench, it helps to reduce the leakage current.
[18] The process begins with creating a special trench gate electrode structure by forming a polysilicon recess (1000) after the step of forming the pre-metal dielectric layer to form a proper platform for transitional metal deposition. Once pre-metal dielectric layer (PMD) is deposited, contact pattern was formed. PMD layer is then etched using dry etch which allows about 0.20 μιη poly recess inside the trench. The gas combination used during the final dry etching gives an etch rate of Si02: Poly ratio of 1-2: 1. This etch ratio provides good topography of Si surface and oxide at the gate electrode ensuring no structure damage at the top trench area. The gate electrode comprises of conductor layer and dielectric layer. The conductor layer is formed of polysilicon and the dielectric layer is formed of silicon dioxide. The typical thickness of the silicon dioxide is within the range of 700A to 1700A.
[19] The next process is the depositing of a thin transitional metal layer (450) over fully formed and patterned trench Schottky diode structure (wafer). The wafer is then heated through rapid thermal annealing, allowing the transitional metal to react with exposed silicon in the active regions of the Schottky diode forming a low-resistance transitional metal silicide (500). The transitional metal does not react with the silicon dioxide nor the silicon nitride insulators present on the wafer. Following the reaction, the unreacted metallic layer on gate oxide is selectively removed by chemical cleaning (2000) followed by conducting second thermal rapid annealing (3000) before depositing thick metal (600) and forming ohmic contact (700) at the wafer. This process also causes thinning of metal silicide layer at the active regions of the wafer. The present invention can reduce leakage current significantly thus improving the diode characteristics.
[20] The above statement is further described as follows. Once Ti/TiN layer was
sputtered, TiSi2 is formed through rapid thermal annealing. The unreacted Ti and TiN is then removed by wet etching using RCA solution, leaving no Ti and TiN at the gate oxide at trench. The remaining TiSi2 would be then annealed again, before another wet etching takes place to make sure the complete removal of unreacted Ti and TiN layer at the gate oxide at the trench. The sheet resistance of the TiSi2 layer is lower than the standard process (silicide) and the thin TiSi2 layer at the trench corner contributes to the reduction of IR. Aluminium atoms diffused into mesa region through the thin TiSi2 layer and reduced the electric field crowding at the top corner of the trench. It creates aluminum to silicon interface layer at the top corner of mesa region as well, resulting the low leakage current as the aluminium has lower metal work function.
[21] Although the invention has been described with reference to particular embodiment, it is to be understood that the embodiment is merely illustrative of the principles and
applications of the present invention. It is therefore to be understood that numerous modifications may be made to the illustrative embodiment that other arrangements may be devised without departing from the scope of the present invention as defined by the appended claims.
Claims
[Claim 1] A method for producing a reduced reverse leakage current trench
Schottky diode comprising:
forming a trench structure (100);
forming a gate electrode inside the trench through gate oxidation (200); forming a poly silicon gate (300);
forming a pre-metal dielectric layer (400);
depositing a transitional metal layer (450);
forming metal silicide layer (500) through rapid thermal annealing; depositing thick metal (600); and
forming ohmic contact (700);
characterised in that
a method for reducing leakage current is incorporated in the method for producing the trench Schottky diode, wherein the method for reducing leakage current further comprising:
forming a polysilicon recess (1000) after the step of forming the pre- metal dielectric layer (400);
conducting chemical cleaning to remove unreacted metallic layer on the gate oxide (2000) after the step of forming metal silicide layer (500); and
conducting second thermal rapid annealing (3000) after removing the unreacted metallic layer on the gate oxide.
[Claim 2] A method for producing a reduced reverse leakage current trench
Schottky diode as claimed in Claim 1, wherein the removal of the unreacted metallic layer on gate electrode and active region is done via
RCA cleaning process.
[Claim 3] A method for producing a reduced reverse leakage current trench
Schottky diode as claimed in Claim 1, wherein the step of forming a polysilicon recess (1000) further comprising:
etching the pre-metal dielectric layer using dry etch which allows about 0.20 μιη polysilicon recess inside the trench.
[Claim 4] A product produced by a process of Claim 1, wherein a trench Schottky diode produced is capable ofreducing the electric field crowding at the top corner of trench.
[Claim 5] A product produced by a process of Claim 1, wherein a trench Schottky diode produced having a thinner metal silicide layer at the active regions of the wafer which reduces leakage current significantly thus
improving the diode characteristics.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
MYPI2013004369 | 2013-12-04 | ||
MYPI2013004369 | 2013-12-04 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2015084155A1 true WO2015084155A1 (en) | 2015-06-11 |
Family
ID=51730555
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/MY2014/000201 WO2015084155A1 (en) | 2013-12-04 | 2014-06-30 | A method for producing a reduced reverse leakage current trenched schottky diode |
Country Status (1)
Country | Link |
---|---|
WO (1) | WO2015084155A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2021215505A1 (en) * | 2020-04-24 | 2021-10-28 | 京セラ株式会社 | Semiconductor device and method for manufacturing semiconductor device |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050062124A1 (en) * | 2003-09-08 | 2005-03-24 | Davide Chiola | Thick field oxide termination for trench schottky device and process for manufacture |
US20050127465A1 (en) * | 2002-07-11 | 2005-06-16 | International Rectifier Corporation | Trench schottky barrier diode with differential oxide thickness |
US20100207205A1 (en) * | 2009-02-19 | 2010-08-19 | Grebs Thomas E | Structures and Methods for Improving Trench-Shielded Semiconductor Devices and Schottky Barrier Rectifier Devices |
-
2014
- 2014-06-30 WO PCT/MY2014/000201 patent/WO2015084155A1/en active Application Filing
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050127465A1 (en) * | 2002-07-11 | 2005-06-16 | International Rectifier Corporation | Trench schottky barrier diode with differential oxide thickness |
US20050062124A1 (en) * | 2003-09-08 | 2005-03-24 | Davide Chiola | Thick field oxide termination for trench schottky device and process for manufacture |
US20100207205A1 (en) * | 2009-02-19 | 2010-08-19 | Grebs Thomas E | Structures and Methods for Improving Trench-Shielded Semiconductor Devices and Schottky Barrier Rectifier Devices |
Non-Patent Citations (1)
Title |
---|
KERN W: "THE EVOLUTION OF SILICON WAFER CLEANING TECHNOLOGY", JOURNAL OF THE ELECTROCHEMICAL SOCIETY, ELECTROCHEMICAL SOCIETY, vol. 137, no. 6, 1 June 1990 (1990-06-01), pages 1887 - 1892, XP000570485, ISSN: 0013-4651 * |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2021215505A1 (en) * | 2020-04-24 | 2021-10-28 | 京セラ株式会社 | Semiconductor device and method for manufacturing semiconductor device |
CN115280517A (en) * | 2020-04-24 | 2022-11-01 | 京瓷株式会社 | Semiconductor device and method for manufacturing semiconductor device |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN102290350B (en) | Utilize the trench MOS barrier Schottky rectifier with flat surfaces of CMP technology | |
CN106463504B (en) | The manufacturing method of semiconductor device and semiconductor device | |
CN101371337B (en) | Trench schottky barrier diode with differential oxide thickness | |
US8405184B2 (en) | Trench schottky diode and method for manufacturing the same | |
US8981465B2 (en) | Trench schottky diode and manufacturing method thereof | |
US20100258899A1 (en) | Schottky diode device with an extended guard ring and fabrication method thereof | |
TW201301366A (en) | Method of making an insulated gate semiconductor device and structure | |
US8993427B2 (en) | Method for manufacturing rectifier with vertical MOS structure | |
US8753963B2 (en) | Manufacturing method of multi-trench termination structure for semiconductor device | |
KR101955055B1 (en) | Power semiconductor device and method of fabricating the same | |
US8956963B2 (en) | Schottky barrier diode and fabricating method thereof | |
CN110896026A (en) | Trench type MOSFET structure and manufacturing method thereof | |
US20110068389A1 (en) | Trench MOSFET with high cell density | |
US6790753B2 (en) | Field plated schottky diode and method of fabrication therefor | |
WO2015084155A1 (en) | A method for producing a reduced reverse leakage current trenched schottky diode | |
US10032937B2 (en) | Monolithic series switching semiconductor device having low-resistance substrate contact structure and method | |
TW201114035A (en) | Improved trench termination structure | |
KR100598348B1 (en) | Method for fabricating schottky diode using silicon-based cmos process | |
US10593760B2 (en) | Method for forming trench semiconductor device having Schottky barrier structure | |
CN103219241B (en) | A kind of method preparing groove discrete semiconductor device | |
CN111146198B (en) | Semiconductor structure and manufacturing method thereof | |
WO2024142638A1 (en) | Semiconductor device and method for producing semiconductor device | |
US10770396B2 (en) | Semiconductor structure and method for fabricating the same | |
CN117650179A (en) | Shielded gate field effect transistor and preparation method thereof | |
CN117133654A (en) | Method for manufacturing semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 14784540 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 14784540 Country of ref document: EP Kind code of ref document: A1 |