WO2015050093A1 - Power supply system - Google Patents

Power supply system Download PDF

Info

Publication number
WO2015050093A1
WO2015050093A1 PCT/JP2014/075984 JP2014075984W WO2015050093A1 WO 2015050093 A1 WO2015050093 A1 WO 2015050093A1 JP 2014075984 W JP2014075984 W JP 2014075984W WO 2015050093 A1 WO2015050093 A1 WO 2015050093A1
Authority
WO
WIPO (PCT)
Prior art keywords
output voltage
power supply
unit
output
command value
Prior art date
Application number
PCT/JP2014/075984
Other languages
French (fr)
Japanese (ja)
Inventor
鵜野良之
Original Assignee
株式会社村田製作所
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 株式会社村田製作所 filed Critical 株式会社村田製作所
Priority to DE112014004589.6T priority Critical patent/DE112014004589T5/en
Priority to JP2015540488A priority patent/JP6206500B2/en
Priority to CN201480052330.3A priority patent/CN105580261A/en
Publication of WO2015050093A1 publication Critical patent/WO2015050093A1/en

Links

Images

Classifications

    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M3/00—Conversion of dc power input into dc power output
    • H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
    • H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
    • H02M3/10—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M3/145—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
    • H02M3/155—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
    • H02M3/156—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators
    • H02M3/158—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators including plural semiconductor devices as final control devices for a single load
    • H02M3/1584—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators including plural semiconductor devices as final control devices for a single load with a plurality of power processing stages connected in parallel
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02J—CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
    • H02J1/00—Circuit arrangements for dc mains or dc distribution networks
    • H02J1/10—Parallel operation of dc sources
    • H02J1/102—Parallel operation of dc sources being switching converters

Definitions

  • the present invention relates to a power supply system that includes a plurality of power supply devices and that has an input unit and an output unit connected in parallel.
  • a power supply system configured by connecting a plurality of power supply devices in parallel is used for the purpose of increasing output and circuit redundancy.
  • each power supply device is provided with a current balance terminal, and these are interconnected by a current balance line to control the balance of the output current.
  • each power supply device detects the output voltage and adjusts the reference voltage so that the balance of the current supplied from each power supply device is not lost in parallel operation, and the output voltage is different from the reference voltage. It is shown that an instruction is given to the power supply device so that the output voltage of the power supply circuit unit matches the reference voltage.
  • Patent Document 3 the output voltage decreases as the output current increases, that is, the droop characteristic is given to each power supply device, and the output current is shared to a common load by operating each power supply device in parallel. Has been shown to do.
  • Patent Document 1 in a method of providing a current balance terminal for outputting and inputting output current information, connecting them, and controlling each power supply device to have a current corresponding to the signal of the terminal. Therefore, a special current balance terminal is required, and the number of terminals increases. In addition, malfunction due to the current balance line receiving noise becomes a problem.
  • Patent Document 2 in the method of giving an instruction for matching the output voltage of the power supply device to the reference voltage at appropriate timing by data communication, a plurality of power supply devices transmit and receive each other. The total amount of data transmitted over the line becomes enormous.
  • An object of the present invention is to provide a power supply system that does not require a special terminal or signal line for current balance and can be operated in parallel in a balanced manner with a small amount of data communication. It is another object of the present invention to provide a power supply system that can maintain a good load regulation characteristic by compensating for a decrease in output voltage due to the droop characteristic even when the output current of each power supply device is shared using the droop characteristic.
  • a power supply system of the present invention includes a plurality of power supply devices, and an input unit and an output unit thereof are respectively connected in parallel, and the power supply device includes a converter unit that performs power conversion, an output voltage of the converter unit, and a reference voltage.
  • a constant voltage control unit that controls the output voltage of the power supply device to be constant according to the comparison result, an output current detection unit that detects the output current, a droop characteristic generation unit that decreases the output voltage as the output current increases, and communication
  • a communication unit that communicates with a counterpart power supply device; and an output voltage change unit that changes an output voltage in accordance with an output voltage correction command value.
  • At least one of the plurality of power supply devices has an output voltage
  • An output voltage correction command unit is provided that calculates a correction command value and gives the output voltage correction command value to the power supply device of the communication counterpart by the communication unit.
  • the power supply system of the present invention includes a plurality of power supply devices, and an input unit and an output unit thereof are connected in parallel, calculate an output voltage correction command value, and give the output voltage correction command value to the plurality of power supply devices.
  • An output current detection unit that detects an output current, a droop characteristic generation unit that decreases an output voltage as the output current increases, a communication unit that communicates with a communication partner power supply device, and an output voltage correction command
  • An output voltage changing unit that changes the output voltage according to the value is provided.
  • the power supply system of the present invention includes a plurality of power supply devices, and an input unit and an output unit thereof are respectively connected in parallel.
  • the power supply device includes a converter unit that performs power conversion, an output voltage of the converter unit, and a target value.
  • a constant voltage control unit that controls the output voltage of the power supply device to be constant based on the comparison result, an output current detection unit that detects the output current, and a droop characteristic generation unit that decreases the output voltage as the output current increases,
  • a communication unit that communicates with a communication partner power supply device, and a target value change unit that changes a target value according to an output voltage change command value, and at least one power supply device among the plurality of power supply devices is
  • An output voltage change command unit that simultaneously gives output voltage change command values by the communication unit to other power supply devices connected in parallel, and one power supply device and other power supply devices connected in parallel
  • the target value change unit after the communication of the output voltage change command value is terminated, and changes the target value at once.
  • the power supply system of the present invention includes a plurality of power supply devices, the input unit and the output unit thereof are respectively connected in parallel, and includes an output voltage change command unit that gives an output voltage change command value to the plurality of power supply devices,
  • the power supply device includes a converter unit that performs power conversion, a constant voltage control unit that controls the output voltage of the power supply device to be constant based on a comparison result between the output voltage of the converter unit and a target value, and an output current detection that detects an output current.
  • the droop characteristic generator that reduces the output voltage as the output current increases, the communication unit that communicates with the power supply device of the communication partner, and the target value is changed according to the output voltage change command value
  • the output voltage change command unit includes an output voltage change command unit that simultaneously gives output voltage change command values to the plurality of power supply devices by the communication unit. Target value changing portion of the apparatus after a communication of the output voltage change command value is terminated, and changes the target value at once.
  • the output voltage correction command unit or the output voltage change command unit sets the output voltage correction command value or the output voltage change command value so that the output voltage of the power supply device increases as the output current increases. Therefore, it is preferable to make up for the decrease in the output voltage caused by the droop characteristic generation unit.
  • the output current can be equalized without degrading the load regulation characteristics of the power supply system and without providing a current balance terminal.
  • the power supply system includes an output current detection unit that detects or acquires an output current of the power supply device or an output current of the power supply system, and the output voltage correction command unit or the output voltage change command unit increases the output current. Accordingly, it is preferable that the output voltage correction command value or the output voltage change command value is set so as to increase the output voltage of the power supply device, thereby compensating for a decrease in the output voltage by the droop characteristic generation unit. . With this configuration, the output voltage correction command value or the output voltage change command value can be set with a small amount of calculation.
  • An output voltage detection unit that detects an output voltage of the power supply system, wherein the output voltage correction command unit or the output voltage change command unit manipulates an output voltage by a control amount, an output voltage correction command value, or an output voltage change command value; It is preferable to perform feedback control as an amount. With this configuration, the output voltage can be controlled with high accuracy.
  • the output voltage correction command unit or the output voltage change command unit is preferably generated by DA conversion or PWM obtained by dithering the output voltage correction command value or the output voltage change command value.
  • the output voltage can be changed with high resolution.
  • the PWM modulation cycle can be shortened and the responsiveness is reduced by a smoothing filter compared to the case where a simple PWM modulated wave is generated and a DC voltage is obtained by smoothing it. Is suppressed.
  • the present invention it is possible to configure a power supply system that does not require a special terminal or signal line for current balance, and can perform a parallel operation in a balanced manner with a small amount of data communication.
  • the output voltage can be corrected so as to compensate for the decrease in the output voltage caused by the droop characteristic generation unit, whereby the load regulation characteristic can be kept good.
  • FIG. 1 is a circuit diagram of a power supply system according to the first embodiment.
  • FIG. 2 is a diagram showing the relationship of the output voltage with respect to the output current from the power supply unit.
  • FIG. 3 is a diagram showing the relationship between the output voltage change command value ⁇ Vref and the droop characteristic.
  • FIG. 4 is a block diagram of circuits or functions in each controller of the controller 10A operating as a master and the controller 10B operating as a slave.
  • FIG. 5 is a circuit diagram of a power supply system according to the second embodiment.
  • FIG. 6 is a block diagram of circuits or functions in each controller of the controller 10A operating as a master and the controller 10B operating as a slave.
  • FIG. 7 is a circuit diagram of a power supply system according to the third embodiment.
  • FIG. 8 is a block diagram of a power supply system according to the fourth embodiment.
  • FIG. 9 is a circuit diagram of one power supply unit 100 included in the power supply system.
  • FIGS. 10A and 10B are diagrams showing the configuration of the target value changing unit according to the fifth embodiment.
  • FIG. 11 is a diagram illustrating a configuration for generating a voltage signal of a target value to be given to the target value changing unit according to the sixth embodiment.
  • FIG. 12 is a waveform diagram showing an implementation example of dithering PWM by the controller 10.
  • FIG. 13 is a diagram showing the relationship between the output voltage Vo and the PWM duty.
  • FIG. 14 is a waveform diagram of each part of the power supply system according to the seventh embodiment.
  • FIG. 15 is an enlarged view of a portion surrounded by a broken line shown in FIG. 14, and shows a waveform diagram of a clock signal and a data signal and a data packet.
  • FIG. 1 is a circuit diagram of a power supply system according to the first embodiment.
  • the power supply system 201 includes a plurality of power supply unit units (hereinafter simply “units”) 100A, 100B..., And their input units and output units are connected in parallel. In FIG. 1, the third and subsequent units are not shown.
  • the units 100A, 100B,... Have basically the same configuration, but in this example, the unit 100A operates as a master, and the other units 100B and the like operate as slaves.
  • unit 100A includes converter unit 1, PWM control unit 2, controller 10A, output voltage detection circuit 3, output current detection circuit 5, droop generation circuit 6 and addition circuit 7.
  • the converter unit 1 includes a switching element Q1, a diode D1, an inductor L1, and a capacitor C1, and constitutes a non-insulated step-down converter circuit.
  • the PWM control unit 2 includes an error amplifier OPAMP1, a PWM comparator CMP1, and a triangular wave generation circuit 21.
  • the output voltage detection circuit 3 is a voltage dividing circuit using resistors R1 and R0.
  • the error amplifier OPAMP1 compares the target value Vr with the output voltage of the output voltage detection circuit 3, and supplies the error voltage to the non-inverting terminal of the PWM comparator CMP1.
  • a capacitor C2 and a resistor R2 are connected between the inverting input terminal and the output terminal of the error amplifier OPAMP1. This circuit acts as a phase compensation circuit for preventing oscillation of the control system.
  • the triangular wave generation circuit 21 generates a triangular wave signal for PWM modulation, and supplies this to the inverting terminal of the PWM comparator CMP1.
  • the PWM comparator CMP1 compares the input voltage to the non-inverting terminal and the triangular wave signal to give a PWM modulation signal to the switch element Q1.
  • the PWM control unit 2 corresponds to a “constant voltage control unit” according to the present invention.
  • the droop generation circuit 6 is a circuit that detects the output current Io of the unit 100A and generates a voltage-current characteristic that decreases the output voltage as the output current Io increases, that is, a droop correction value ⁇ Vo for providing the droop characteristic. is there.
  • the adding circuit 7 adds the output voltage correction command value Vmod output from the controller 10A to the reference target value Vref, and subtracts the droop correction value ⁇ Vo to determine the target value Vr. This target value Vr is given to the non-inverting input terminal of the error amplifier OPAMP1.
  • the controller 10A is composed of a micro control unit MCU.
  • the controller 10A calculates the output voltage correction command value Vmod.
  • the controller 10A and the addition circuit 7 correspond to an “output voltage changing unit” according to the present invention.
  • the switch element Q1 is controlled by the PWM modulated signal.
  • An exciting current flows through the inductor L1 during the ON period of the switch element Q1, and a return current flows through the diode D1 during the OFF period.
  • the controller 10A transmits the output voltage correction command value Vmod to the controller (10B, etc.) of the communication partner unit via the serial bus 4.
  • the controller 10A corresponds to an “output voltage correction command unit” according to the present invention.
  • FIG. 2 is a diagram showing the relationship of the output voltage with respect to the output current from the unit.
  • a solid line is a characteristic due to the action of the droop generation circuit 6 when the output voltage correction command value Vmod determined by the controller 10A is a certain value. That is, as the output current Io increases, the output voltage Vo decreases with a constant gradient.
  • the line indicating the droop characteristic moves up and down ⁇ Vc with a constant slope, as shown by the broken line in FIG. That is, the slope of the droop characteristic itself does not change, but the output voltage level at a predetermined output current changes.
  • ⁇ Vc is a proportional value of the output voltage correction command value Vmod.
  • FIG. 3 is a diagram showing the relationship between the output voltage correction command value Vmod and the droop characteristic.
  • the output voltage correction command value Vmod is set so that the voltage increase and the voltage drop due to the droop characteristic cancel each other. That is, as the output current Io increases, the output voltage correction command value Vmod is increased so that the output voltage becomes constant regardless of the output current, as indicated by a broken voltage constant line in FIG.
  • FIG. 4 is a block diagram showing a circuit or function in each controller of the controller 10A operating as a master and the controller 10B operating as a slave.
  • the AD converter 13 inputs a voltage signal representing the magnitude of the output current Io and converts it into digital data.
  • the table 14 generates an output voltage correction command value Vmod based on the value obtained by the AD converter 13.
  • the serial communication unit 12 transmits the output voltage correction command value Vmod as data to another controller (10B, etc.) via the serial bus 4.
  • the DA converter 11 converts the output voltage correction command value Vmod into a voltage signal and outputs the voltage signal to the adding circuit 7 in the unit 100A.
  • the serial communication unit 12 receives the output voltage correction command value Vmod via the serial bus 4, and the DA converter 11 converts the output voltage correction command value Vmod into a voltage signal and adds the addition circuit 7 in the unit 100B. Output to.
  • the controller 10A periodically or intermittently repeats the detection of the output current Io, the calculation of the output voltage correction command value Vmod, and the command by serial communication in order to cope with the fluctuation of the output current Io.
  • the output voltage is not changed by each controller in the unit, but one controller commands another controller. That is, one of the plurality of controllers serves as a master that instructs other controllers to change the output voltage.
  • the master transmits the output voltage correction command value Vmod to the slave by serial communication, and the slave that has received the command changes the output voltage based on the command value Vmod. At the same time, the master changes the output voltage in the same way as the slave.
  • the output voltage correction command value Vmod is commanded, a plurality of controllers can be commanded simultaneously by using broadcast transmission (simultaneous transmission). Moreover, errors due to noise can be reduced by applying error detection and error correction to serial communication.
  • the output current can be equalized without degrading the load regulation characteristics of the power supply system and without providing a current balance terminal.
  • the load on the communication line and communication control is small.
  • the “output current” may be either the output current of the master unit 100A or the output current of the entire power supply system 201.
  • the output current of the entire power supply system 201 is obtained by acquiring the output currents detected by the respective power supply units with the controller via serial communication and summing them.
  • the target value Vr for PWM modulation is changed, but the output voltage detection circuit 3 side may be controlled.
  • a DA converter may be connected to the non-inverting input terminal of the error amplifier OPAMP1 via a resistor, and a control signal may be given thereto.
  • FIG. 5 is a circuit diagram of a power supply system according to the second embodiment.
  • the master controller 10A detects the output voltage instead of the output current.
  • the power supply unit 100A includes an output voltage detection circuit 8.
  • the controller 10A inputs the detection signal of the output voltage detection circuit 8. The function of the controller 10A will be described below. Other configurations are the same as those of the first embodiment.
  • FIG. 6 is a block diagram showing a circuit or function in each controller of the controller 10A operating as a master and the controller 10B operating as a slave.
  • the AD converter 13 receives a voltage signal representing the magnitude of the output voltage Vo and converts it into digital data.
  • the adder circuit 15 obtains a difference (output voltage error) ev between the target output value Vo_ref and the output voltage Vo.
  • the phase compensation circuit 16 generates an output voltage correction command value Vmod based on the output voltage error ev.
  • the serial communication unit 12 transmits the output voltage correction command value Vmod as data to another controller (10B, etc.).
  • the DA converter 11 converts the output voltage correction command value Vmod into a voltage signal and outputs the voltage signal to the adding circuit 7 in the unit 100A.
  • the serial communication unit 12 receives the output voltage correction command value Vmod via the serial bus, and the DA converter 11 converts the output voltage correction command value Vmod into a voltage signal and sends it to the addition circuit 7 in the unit 100B. Output.
  • the controller 10A responds to fluctuations in the output voltage Vo, so that the detection of the output voltage Vo, the calculation of the output voltage correction command value Vmod, and the command by serial communication are repeated periodically or intermittently.
  • the phase compensation circuit 16 has a transfer function determined so that feedback control is performed with the output voltage Vo as a control amount and the output voltage correction command value Vmod as an operation amount.
  • K p is a coefficient of proportionality element
  • the K D is the coefficient of the derivative element. It is preferred to carry out this way (the feedback control of the PI or K D was zero) feedback control of PID.
  • the output voltage is not changed by each controller in the unit, but one controller commands another controller. That is, one of the plurality of controllers serves as a master that instructs other controllers to change the output voltage.
  • the master transmits the output voltage correction command value Vmod to the slave by serial communication, and the slave that has received the command changes the output voltage based on the command value Vmod. At the same time, the master changes the output voltage in the same way as the slave.
  • the output voltage correction command value Vmod is instructed, it is possible to instruct a plurality of controllers all at once by using broadcast transmission. Moreover, errors due to noise can be reduced by applying error detection and error correction to serial communication.
  • the output voltage Vo tends to fluctuate due to the droop characteristic according to the fluctuation of the output current Io, but the output voltage Vo is stabilized by the feedback control.
  • the accuracy of the output voltage can be improved.
  • FIG. 7 is a circuit diagram of a power supply system according to the third embodiment.
  • the power supply system 203 includes an external controller 20 in addition to the power supply units 100A and 100B. Further, an output current detection circuit 9 that detects an output current Io of the power supply system 203 is provided.
  • the configuration of the external controller 20 is obtained by removing the DA converter 11 from the controller 10A shown in FIG.
  • the external controller 20 inputs the detected value of the output current of the power supply system 203, and performs the same operation as the controller 10A shown in the first embodiment. Thus, the controller may be provided outside the unit.
  • this controller in that case is obtained by removing the DA converter 11 from the controller 10A shown in FIG.
  • This external controller inputs the detected value of the output voltage, and performs the same operation as the controller 10A shown in the second embodiment.
  • FIG. 8 is a block diagram of a power supply system according to the fourth embodiment.
  • the power supply system 204 includes a plurality of power supply units 100, and their input units and output units are connected in parallel.
  • Each power supply unit 100 includes a converter unit and a controller 10. Although the basic configuration of each power supply unit 100 is the same, the controller 10 of one power supply unit operates as a master, and the controller 10 of another power supply unit operates as a slave.
  • the output voltage change command value ⁇ Vref is transmitted from the load to the controller 10 that operates as a master via the serial bus 41, and the controller 10 that operates as a master outputs the plurality of controllers 10 that operate as a slave via the serial bus 42.
  • a voltage change command value ⁇ Vref is transmitted.
  • FIG. 9 is a circuit diagram of one power supply unit 100 included in the power supply system 204.
  • the power supply system according to the present embodiment is a power supply system in which the output voltage can be changed by a command, separately from the purpose of compensating for the decrease in output voltage by the droop characteristic generation unit.
  • the output voltage change command value ⁇ Vref is a value commanded from the controller 10 of the load or other power supply unit in FIG. 8, but the output voltage change for the purpose of compensating for the drop in the output voltage by the droop characteristic generation unit It is not a command value. This is a value for arbitrarily setting the output voltage within a predetermined range.
  • the controller 10 sets a target value change amount ⁇ Va, which is a value obtained by adding a correction value Vmod that compensates for a drop in the output voltage by the droop characteristic generation unit and a correction value Vcal for calibration to the output voltage change command value ⁇ Vref. Give to. As a result, the output voltage is changed.
  • the calibration correction value Vcal is a value written at the factory at the time of shipment in order to further improve the accuracy of the output voltage change.
  • FIG. 10A and 10B are diagrams showing the configuration of the target value changing unit according to the fifth embodiment.
  • the controller 10 outputs the target value obtained by adding the reference target value Vref and the output voltage change command value ⁇ Vref to the PWM control unit 2.
  • the adder circuit 7 that changes the reference target value Vref to determine the target value is represented by an analog circuit. However, in the present embodiment, this change is performed by digital processing in the controller 10.
  • the controller 10 Vref + ⁇ Vref + Vmod + Vcal And the result is DA converted to output a target value as an analog voltage.
  • the reference voltage is applied to the non-inverting input terminal of the error amplifier OPAMP1
  • the detection signal of the output voltage detection circuit 3 is input to the inverting input terminal, and the input voltage to the inverting input terminal is set.
  • the inverted signal of the target value is superimposed via the resistor. In this way, the detected value side of the output voltage may be changed.
  • the output voltage of the droop generation circuit 6 for providing the droop characteristic may be input to the inverting input terminal side of the error amplifier OPAMP1. In that case, the direction of the output voltage change with respect to the output current change is reversed.
  • the sixth embodiment shows a configuration example in which the target value is output by PWM.
  • FIG. 11 is a diagram showing a configuration for generating a voltage signal of a target value given to the target value changing unit.
  • the controller 10 shown in FIG. 11 outputs a PWM signal corresponding to a target value other than the droop correction value for providing the droop characteristic.
  • the output terminal is connected to a smoothing circuit including a resistor R and a capacitor C and a buffer circuit B.
  • a signal corresponding to the target value is generated by DA dithering or PWM that is dithered, and the target value is changed with high resolution.
  • FIG. 12 is a waveform diagram showing an example of dithering PWM by the controller 10.
  • the “timer counter” that changes in a triangular wave shape is the value of the timer counter in the controller 10
  • “periodic compare” is a value that is compared with the value of the timer counter.
  • the value of the timer counter reaches the value of the periodic compare Cleared.
  • “Duty compare” is a value to be compared with the timer counter.
  • the displacement is in the order of M ⁇ M ⁇ M + 1 ⁇ M + 1 ⁇ M + 1 ⁇ N ⁇ N + 1 ⁇ N + 1.
  • DMA transfer memory [1] to [5] indicates the value of the memory reserved for DMA (Direct Memory Access) transfer.
  • Timer interrupt is an interrupt signal generated at a fixed period
  • DMA interrupt is an interrupt signal for DMA transfer generated at a fixed period. In this example, it is generated once every five timer interrupts.
  • PWM output is a binary signal as a result of comparison between the value of the timer counter and the value of the duty compare.
  • the timer counter is always incremented at a fixed timing and cleared to zero when it matches the period compare.
  • the PWM output is H (high), and if it is greater than or equal to the duty compare, the PWM output is L (low). In other words, the PWM duty is changed by changing the duty compare.
  • the DMA controller uses the timer interrupt that occurs when the timer counter is cleared to zero as a trigger to sequentially transfer the data stored in the DMA transfer memory [1] to [5] to the duty compare.
  • the DMA controller updates the contents of the DMA transfer memory by issuing a DMA interrupt for each DMA transfer memory number (or an integer multiple).
  • the value stored in the DMA transfer memory is i or i + 1, and the ratio of the number of i and i + 1 is closest to d / 10 Value.
  • FIG. 13 is a diagram showing the relationship between the output voltage Vo and the PWM duty.
  • the relationship between the output voltage Vo and the PWM duty is preset in the table. For example, when the current output voltage Vo is 12.7V and the droop correction value ⁇ Vo becomes 0.3V, in order to compensate for the drop in the output voltage due to the droop and to set the output voltage to 13V, the PWM duty is set to Set to 15.6. The operation of the dithering PWM when the PWM duty is 15.6 is as already described.
  • dithering does not have to be configured by hardware, no special hardware is required.
  • the dithering cycle can be changed by software.
  • the controller 10 is not limited to generating a target value obtained by adding the reference target value Vref and the output voltage change command value ⁇ Vref.
  • the output voltage correction value Vmod shown in FIGS. 1, 5, and 7 may be generated by dithering PWM, or the target value change amount ⁇ Va shown in FIG. 9 may be generated by dithering PWM. .
  • the resolution may be increased by dithering in the same manner by a DA converter. That is, for example, the data M ⁇ M ⁇ M + 1 ⁇ M + 1 ⁇ M + 1 ⁇ N ⁇ N + 1 ⁇ N + 1 in the order shown in FIG. 12 is output, and the signal is smoothed by the circuit. .
  • FIG. 14 is a waveform diagram of each part of the power supply system according to the seventh embodiment.
  • the circuit configuration of the power supply system is as shown in FIG.
  • the controller 10 that performs the master operation of the power supply unit 100 communicates with the load ⁇ communication 1> and receives the output voltage change command value ⁇ Vref from the load.
  • This ⁇ communication 1> is performed from the controller 10 that performs the master operation at a constant cycle or at a predetermined timing.
  • This ⁇ communication 1> is started by a request from the controller 10 to the load or a request from the load to the controller 10.
  • the ⁇ Communication 2> is used to execute an output voltage change command value ⁇ Vref command, an output on / off command, acquisition of information about the controller 10 operating as a slave, and the like at regular intervals.
  • the target value changing unit of each power supply unit 100 communicates (receives) the output voltage change command value. After is finished, the target value is changed all at once. At this time, the target value changing unit of the power supply unit 100 including the controller 10 that performs the master operation also changes the target value after the communication (transmission) of the output voltage change command value is completed.
  • the output voltage change command value is changed at ⁇ communication 2> at time t1, and accordingly, the output voltage Vo is changed at time t2.
  • This time lag Tl is the time required for the controller 10 of each power supply unit 100 to change the target value all at once after the communication of the output voltage change command value is completed. Since this time is the same for all the power supply units 100, the output voltage of each power supply unit 100 is changed simultaneously according to the output voltage change command value.
  • FIG. 15 is an enlarged view of a portion surrounded by a broken line shown in FIG. 14, and shows a waveform diagram of the clock signal and data signal and a data packet.
  • a series of data (packets) consists of five data bytes.
  • the first data 00 is a general call address, which indicates a command for all slaves.
  • Data 21 is a command indicating an output voltage change command.
  • the subsequent 2-byte code A101 (01A1) is the value of the output voltage change command value.
  • the last data 22 is an error detection byte.
  • the converter unit is a non-insulated step-down converter circuit.
  • the converter unit may be a boost converter or a buck-boost converter.
  • an insulating type using an insulating transformer may be used.
  • 1, 5, and 7 show examples in which the communication unit of the power supply device communicates via a plurality of bus lines, but the number of lines used for communication may be single. In addition, communication using a serial bus is not limited.

Abstract

This power supply system is equipped with multiple power supply devices, input parts and output parts of which are respectively connected parallel to one another, wherein each power supply device is equipped with a converter unit that performs power conversion, a constant-voltage control unit that controls an output voltage of the power supply device to be constant in accordance with a result of comparison between the output voltage of the converter unit and a reference target value, an output current detection unit that detects the output voltage, a droop characteristic generation unit that causes the output voltage to be reduced with an increase in an output current, a serial communication unit that performs serial communication with communication counterpart power supply devices, and an output voltage changing unit that changes the output voltage in response to an output voltage correction command value. At least one of the multiple power supply devices is equipped with an output voltage correction command unit that calculates the output voltage correction command value and sends the output voltage correction command value to the communication counterpart power supply devices through the serial communication unit. The multiple power supply devices operate in parallel in a well-balanced manner with a small data communication amount and without the need for any special terminals and signal lines for current balancing.

Description

電源システムPower system
　本発明は、複数の電源装置を備え、それらの入力部および出力部がそれぞれ並列接続された電源システムに関するものである。 The present invention relates to a power supply system that includes a plurality of power supply devices and that has an input unit and an output unit connected in parallel.
　高出力化や回路の冗長化を目的として、複数の電源装置を並列接続して構成される電源システムが利用される。複数の電源装置を用いる場合、各電源装置から負荷へ電力を均等に供給することが重要である。例えば特許文献１には、各電源装置に電流バランス端子を設け、これらを電流バランス線で相互接続することで、出力電流をバランス制御することが示されている。特許文献２には、並列運転において各電源装置から供給される電流のバランスがくずれないように，各電源装置が出力電圧を検出して基準電圧を調整するとともに、出力電圧が基準電圧とは異なる電源回路部の出力電圧を基準電圧に一致させるように電源装置に指示を与えることが示されている。また、特許文献３には、出力電流が大きくなるにつれて前記出力電圧が小さくなる特性、すなわちドループ特性を各電源装置にもたせ、各電源装置を並列運転することで共通の負荷への出力電流を分担することが示されている。 A power supply system configured by connecting a plurality of power supply devices in parallel is used for the purpose of increasing output and circuit redundancy. When using a plurality of power supply devices, it is important to supply power uniformly from each power supply device to the load. For example, Patent Document 1 discloses that each power supply device is provided with a current balance terminal, and these are interconnected by a current balance line to control the balance of the output current. In Patent Document 2, each power supply device detects the output voltage and adjusts the reference voltage so that the balance of the current supplied from each power supply device is not lost in parallel operation, and the output voltage is different from the reference voltage. It is shown that an instruction is given to the power supply device so that the output voltage of the power supply circuit unit matches the reference voltage. In Patent Document 3, the output voltage decreases as the output current increases, that is, the droop characteristic is given to each power supply device, and the output current is shared to a common load by operating each power supply device in parallel. Has been shown to do.
特開２００７－１４３２９２号公報JP 2007-143292 A 特開２００９－１５９６９２号公報JP 2009-159692 A 特開平８－２８９４６８号公報JP-A-8-289468
　特許文献１に示されているように、出力電流情報を出力及び入力する電流バランス端子を設けてそれらを接続し、各電源装置がその端子の信号に相当する電流となるように制御する手法では、特別な電流バランス端子が必要となり、端子数が増加する。また、電流バランス線がノイズを受けることによる誤動作が課題となる。 As shown in Patent Document 1, in a method of providing a current balance terminal for outputting and inputting output current information, connecting them, and controlling each power supply device to have a current corresponding to the signal of the terminal. Therefore, a special current balance terminal is required, and the number of terminals increases. In addition, malfunction due to the current balance line receiving noise becomes a problem.
　特許文献２に示されているように、適宜のタイミングで電源装置の出力電圧を基準電圧に一致させる指示をデータ通信で与える手法では、複数の電源装置が相互に送受信することになるので、通信線を伝送する全体のデータ量は膨大なものとなってしまう。 As shown in Patent Document 2, in the method of giving an instruction for matching the output voltage of the power supply device to the reference voltage at appropriate timing by data communication, a plurality of power supply devices transmit and receive each other. The total amount of data transmitted over the line becomes enormous.
　特許文献３に示されているように、出力電流の増大に伴い出力電圧を低下させるドループ特性を各電源装置に持たせる手法では、出力電圧が出力電流によって変化してしまう。すなわち、ロードレギュレーション特性が低下する。また出力電圧を変更する場合、出力電圧の変更タイミングにばらつきが生じると電流がバランスできなくなり、ひとつの電源装置に大きな電流が流れる現象が起きる。 As shown in Patent Document 3, in a method in which each power supply device has a droop characteristic that lowers the output voltage as the output current increases, the output voltage changes depending on the output current. That is, the load regulation characteristic is degraded. In addition, when changing the output voltage, if the change timing of the output voltage varies, the current cannot be balanced, and a phenomenon occurs in which a large current flows through one power supply device.
　本発明の目的は、電流バランスのための特別な端子や信号線を必要とせず、少ないデータ通信量でバランスよく並列運転できるようにした電源システムを提供することにある。また、ドループ特性を利用して各電源装置の出力電流を分担する場合でも、ドループ特性による出力電圧の低下を補うことによりロードレギュレーション特性を良好に保てるようにした電源システムを提供することにある。 An object of the present invention is to provide a power supply system that does not require a special terminal or signal line for current balance and can be operated in parallel in a balanced manner with a small amount of data communication. It is another object of the present invention to provide a power supply system that can maintain a good load regulation characteristic by compensating for a decrease in output voltage due to the droop characteristic even when the output current of each power supply device is shared using the droop characteristic.
　本発明の電源システムは、複数の電源装置を備え、それらの入力部および出力部がそれぞれ並列接続され、前記電源装置は、電力変換を行うコンバータ部と、コンバータ部の出力電圧と基準電圧との比較結果により電源装置の出力電圧を一定に制御する定電圧制御部と、出力電流を検出する出力電流検出部と、出力電流が大きくなるにともなって出力電圧を小さくするドループ特性生成部と、通信相手の電源装置との間で通信を行う通信部と、出力電圧補正指令値に応じて出力電圧を変更する出力電圧変更部を備え、複数の電源装置のうち少なくとも１つの電源装置は、出力電圧補正指令値を算出し、通信部により通信相手の電源装置に出力電圧補正指令値を与える出力電圧補正指令部を備えることを特徴とする。 A power supply system of the present invention includes a plurality of power supply devices, and an input unit and an output unit thereof are respectively connected in parallel, and the power supply device includes a converter unit that performs power conversion, an output voltage of the converter unit, and a reference voltage. A constant voltage control unit that controls the output voltage of the power supply device to be constant according to the comparison result, an output current detection unit that detects the output current, a droop characteristic generation unit that decreases the output voltage as the output current increases, and communication A communication unit that communicates with a counterpart power supply device; and an output voltage change unit that changes an output voltage in accordance with an output voltage correction command value. At least one of the plurality of power supply devices has an output voltage An output voltage correction command unit is provided that calculates a correction command value and gives the output voltage correction command value to the power supply device of the communication counterpart by the communication unit.
　また、本発明の電源システムは、複数の電源装置を備え、それらの入力部および出力部がそれぞれ並列接続され、出力電圧補正指令値を算出し、複数の電源装置に出力電圧補正指令値を与える出力電圧補正指令部を備え、前記電源装置は、電力変換を行うコンバータ部と、コンバータ部の出力電圧と基準電圧との比較結果により電源装置の出力電圧を一定に制御する定電圧制御部と、出力電流を検出する出力電流検出部と、出力電流が大きくなるにともなって出力電圧を小さくするドループ特性生成部と、通信相手の電源装置との間で通信を行う通信部と、出力電圧補正指令値に応じて出力電圧を変更する出力電圧変更部を備えることを特徴とする。 In addition, the power supply system of the present invention includes a plurality of power supply devices, and an input unit and an output unit thereof are connected in parallel, calculate an output voltage correction command value, and give the output voltage correction command value to the plurality of power supply devices. An output voltage correction command unit, the power supply device, a converter unit that performs power conversion, a constant voltage control unit that controls the output voltage of the power supply device constant according to the comparison result between the output voltage of the converter unit and a reference voltage, An output current detection unit that detects an output current, a droop characteristic generation unit that decreases an output voltage as the output current increases, a communication unit that communicates with a communication partner power supply device, and an output voltage correction command An output voltage changing unit that changes the output voltage according to the value is provided.
　また、本発明の電源システムは、複数の電源装置を備え、それらの入力部および出力部がそれぞれ並列接続され、前記電源装置は、電力変換を行うコンバータ部と、コンバータ部の出力電圧と目標値との比較結果により電源装置の出力電圧を一定に制御する定電圧制御部と、出力電流を検出する出力電流検出部と、出力電流が大きくなるにともなって出力電圧を小さくするドループ特性生成部と、通信相手の電源装置との間で通信を行う通信部と、出力電圧変更指令値に応じて目標値を変更する目標値変更部とを備え、複数の電源装置のうち少なくとも１つの電源装置は、並列接続された他の電源装置に対して、通信部により出力電圧変更指令値を一斉に与える出力電圧変更指令部を備え、並列接続された１つの電源装置および他の電源装置の前記目標値変更部は、出力電圧変更指令値の通信が終了した後、目標値を一斉に変更することを特徴とする。 In addition, the power supply system of the present invention includes a plurality of power supply devices, and an input unit and an output unit thereof are respectively connected in parallel. The power supply device includes a converter unit that performs power conversion, an output voltage of the converter unit, and a target value. A constant voltage control unit that controls the output voltage of the power supply device to be constant based on the comparison result, an output current detection unit that detects the output current, and a droop characteristic generation unit that decreases the output voltage as the output current increases, A communication unit that communicates with a communication partner power supply device, and a target value change unit that changes a target value according to an output voltage change command value, and at least one power supply device among the plurality of power supply devices is An output voltage change command unit that simultaneously gives output voltage change command values by the communication unit to other power supply devices connected in parallel, and one power supply device and other power supply devices connected in parallel The target value change unit, after the communication of the output voltage change command value is terminated, and changes the target value at once.
　また、本発明の電源システムは、複数の電源装置を備え、それらの入力部および出力部がそれぞれ並列接続され、前記複数の電源装置に出力電圧変更指令値を与える出力電圧変更指令部を備え、前記電源装置は、電力変換を行うコンバータ部と、コンバータ部の出力電圧と目標値との比較結果により電源装置の出力電圧を一定に制御する定電圧制御部と、出力電流を検出する出力電流検出部と、出力電流が大きくなるにともなって出力電圧を小さくするドループ特性生成部と、通信相手の電源装置との間で通信を行う通信部と、出力電圧変更指令値に応じて目標値を変更する目標値変更部と、を備え、出力電圧変更指令部は、複数の電源装置に対して、通信部により出力電圧変更指令値を一斉に与える出力電圧変更指令部を備え、複数の電源装置の目標値変更部は、出力電圧変更指令値の通信が終了した後、目標値を一斉に変更することを特徴とする。 Further, the power supply system of the present invention includes a plurality of power supply devices, the input unit and the output unit thereof are respectively connected in parallel, and includes an output voltage change command unit that gives an output voltage change command value to the plurality of power supply devices, The power supply device includes a converter unit that performs power conversion, a constant voltage control unit that controls the output voltage of the power supply device to be constant based on a comparison result between the output voltage of the converter unit and a target value, and an output current detection that detects an output current. The droop characteristic generator that reduces the output voltage as the output current increases, the communication unit that communicates with the power supply device of the communication partner, and the target value is changed according to the output voltage change command value The output voltage change command unit includes an output voltage change command unit that simultaneously gives output voltage change command values to the plurality of power supply devices by the communication unit. Target value changing portion of the apparatus after a communication of the output voltage change command value is terminated, and changes the target value at once.
　上記構成によれば、電流バランスのための特別な端子や信号線を必要とせず、少ないデータ通信量でバランスよく並列運転できるようにした電源システムを構成できる。 According to the above configuration, it is possible to configure a power supply system that does not require a special terminal or signal line for current balance and can be operated in parallel in a balanced manner with a small amount of data communication.
　前記出力電圧補正指令部または前記出力電圧変更指令部は、出力電流が大きくなるにともなって電源装置の出力電圧が大きくなるように前記出力電圧補正指令値または前記出力電圧変更指令値を設定することにより、ドループ特性生成部による出力電圧の低下を補うように構成することが好ましい。 The output voltage correction command unit or the output voltage change command unit sets the output voltage correction command value or the output voltage change command value so that the output voltage of the power supply device increases as the output current increases. Therefore, it is preferable to make up for the decrease in the output voltage caused by the droop characteristic generation unit.
　上記構成によれば、電源システムのロードレギュレーション特性を低下させることなく、また、電流バランス端子を設けることもなく、出力電流を均等にすることができる。 According to the above configuration, the output current can be equalized without degrading the load regulation characteristics of the power supply system and without providing a current balance terminal.
　上記電源システムは、電源装置の出力電流または電源システムの出力電流を検出または取得する出力電流検知部を備え、前記出力電圧補正指令部または前記出力電圧変更指令部は、前記出力電流が大きくなるにともなって前記電源装置の出力電圧が大きくなるように前記出力電圧補正指令値または前記出力電圧変更指令値を設定することにより、前記ドループ特性生成部による出力電圧の低下を補うものであることが好ましい。この構成により、少ない演算量で出力電圧補正指令値または出力電圧変更指令値を設定することができる。 The power supply system includes an output current detection unit that detects or acquires an output current of the power supply device or an output current of the power supply system, and the output voltage correction command unit or the output voltage change command unit increases the output current. Accordingly, it is preferable that the output voltage correction command value or the output voltage change command value is set so as to increase the output voltage of the power supply device, thereby compensating for a decrease in the output voltage by the droop characteristic generation unit. . With this configuration, the output voltage correction command value or the output voltage change command value can be set with a small amount of calculation.
　前記電源システムの出力電圧を検出する出力電圧検出部を備え、前記出力電圧補正指令部または前記出力電圧変更指令部は、出力電圧を制御量、出力電圧補正指令値または出力電圧変更指令値を操作量としてフィードバック制御するものであることが好ましい。この構成により、出力電圧を高精度に制御できる。 An output voltage detection unit that detects an output voltage of the power supply system, wherein the output voltage correction command unit or the output voltage change command unit manipulates an output voltage by a control amount, an output voltage correction command value, or an output voltage change command value; It is preferable to perform feedback control as an amount. With this configuration, the output voltage can be controlled with high accuracy.
　前記出力電圧補正指令部または出力電圧変更指令部は、出力電圧補正指令値または出力電圧変更指令値をディザリングしたＤＡ変換またはＰＷＭで発生させることが好ましい。この構成により、出力電圧の変更を高分解能で行うことができる。またディザリングしたＰＷＭ変調波の場合、単なるＰＷＭ変調波を生成し、それを平滑することにより直流電圧を得るようにしたものに比べ、ＰＷＭ変調の周期を短くでき、平滑フィルタによる応答性の低下が抑えられる。 The output voltage correction command unit or the output voltage change command unit is preferably generated by DA conversion or PWM obtained by dithering the output voltage correction command value or the output voltage change command value. With this configuration, the output voltage can be changed with high resolution. Also, in the case of a dithered PWM modulated wave, the PWM modulation cycle can be shortened and the responsiveness is reduced by a smoothing filter compared to the case where a simple PWM modulated wave is generated and a DC voltage is obtained by smoothing it. Is suppressed.
　本発明によれば、電流バランスのための特別な端子や信号線を必要とせず、少ないデータ通信量でバランスよく並列運転できるようにした電源システムを構成できる。また、ドループ特性生成部による出力電圧の低下を補うように出力電圧を補正することができ、そのことによってロードレギュレーション特性を良好に保つことができる。 According to the present invention, it is possible to configure a power supply system that does not require a special terminal or signal line for current balance, and can perform a parallel operation in a balanced manner with a small amount of data communication. In addition, the output voltage can be corrected so as to compensate for the decrease in the output voltage caused by the droop characteristic generation unit, whereby the load regulation characteristic can be kept good.
図１は第１の実施形態に係る電源システムの回路図である。FIG. 1 is a circuit diagram of a power supply system according to the first embodiment. 図２は電源ユニットからの出力電流に対する出力電圧の関係を示す図である。FIG. 2 is a diagram showing the relationship of the output voltage with respect to the output current from the power supply unit. 図３は出力電圧変更指令値ΔVrefとドループ特性との関係を示す図である。FIG. 3 is a diagram showing the relationship between the output voltage change command value ΔVref and the droop characteristic. 図４はマスターとして動作するコントローラ１０Ａおよびスレーブとして動作するコントローラ１０Ｂの、各コントローラ内の回路または機能をブロック化して表した図である。FIG. 4 is a block diagram of circuits or functions in each controller of the controller 10A operating as a master and the controller 10B operating as a slave. 図５は第２の実施形態に係る電源システムの回路図である。FIG. 5 is a circuit diagram of a power supply system according to the second embodiment. 図６はマスターとして動作するコントローラ１０Ａおよびスレーブとして動作するコントローラ１０Ｂの、各コントローラ内の回路または機能をブロック化して表した図である。FIG. 6 is a block diagram of circuits or functions in each controller of the controller 10A operating as a master and the controller 10B operating as a slave. 図７は第３の実施形態に係る電源システムの回路図である。FIG. 7 is a circuit diagram of a power supply system according to the third embodiment. 図８は第４の実施形態に係る電源システムのブロック図である。FIG. 8 is a block diagram of a power supply system according to the fourth embodiment. 図９は電源システムが備える１つの電源ユニット１００の回路図である。FIG. 9 is a circuit diagram of one power supply unit 100 included in the power supply system. 図１０（Ａ）（Ｂ）は第５の実施形態に係る目標値変更部の構成を示す図である。FIGS. 10A and 10B are diagrams showing the configuration of the target value changing unit according to the fifth embodiment. 図１１は第６の実施形態に係る目標値変更部に対して与える目標値の電圧信号を発生する構成を示す図である。FIG. 11 is a diagram illustrating a configuration for generating a voltage signal of a target value to be given to the target value changing unit according to the sixth embodiment. 図１２はコントローラ１０によるディザリングＰＷＭの実現例を示す波形図である。FIG. 12 is a waveform diagram showing an implementation example of dithering PWM by the controller 10. 図１３は出力電圧VoとPWMデューティとの関係を示す図である。FIG. 13 is a diagram showing the relationship between the output voltage Vo and the PWM duty. 図１４は第７の実施形態に係る電源システムの各部の波形図である。FIG. 14 is a waveform diagram of each part of the power supply system according to the seventh embodiment. 図１５は、図１４に示した破線で囲んだ部分の拡大図であり、クロック信号とデータ信号の波形図およびデータのパケットを示す図である。FIG. 15 is an enlarged view of a portion surrounded by a broken line shown in FIG. 14, and shows a waveform diagram of a clock signal and a data signal and a data packet.
　以降、図を参照して幾つかの具体的な例を挙げて、本発明を実施するための複数の形態を示す。各図中には同一箇所に同一符号を付している。各実施形態は例示であり、異なる実施形態で示した構成の部分的な置換または組み合わせが可能であることは言うまでもない。 Hereinafter, several specific examples will be given with reference to the drawings to show a plurality of modes for carrying out the present invention. In each figure, the same reference numerals are assigned to the same portions. Each embodiment is an exemplification, and needless to say, partial replacement or combination of configurations shown in different embodiments is possible.
《第１の実施形態》
　図１は第１の実施形態に係る電源システムの回路図である。この電源システム２０１は、複数の電源装置ユニット（以下、単に「ユニット」）１００Ａ，１００Ｂ・・・を備え、それらの入力部および出力部がそれぞれ並列接続されて構成されている。図１では３つめ以降のユニットの図示は省略している。ユニット１００Ａ，１００Ｂ・・・のそれぞれは基本的に同一構成であるが、この例では、ユニット１００Ａがマスター、他のユニット１００Ｂ等はスレーブとして動作する。 << First Embodiment >>
FIG. 1 is a circuit diagram of a power supply system according to the first embodiment. The power supply system 201 includes a plurality of power supply unit units (hereinafter simply “units”) 100A, 100B..., And their input units and output units are connected in parallel. In FIG. 1, the third and subsequent units are not shown. The units 100A, 100B,... Have basically the same configuration, but in this example, the unit 100A operates as a master, and the other units 100B and the like operate as slaves.
　ユニット１００Ａを例に挙げると、ユニット１００Ａは、コンバータ部１、ＰＷＭ制御部２、コントローラ１０Ａ、出力電圧検出回路３、出力電流検出回路５、ドループ生成回路６および加算回路７を備えている。コンバータ部１はスイッチ素子Ｑ１、ダイオードＤ１、インダクタＬ１およびキャパシタＣ１を備えて、非絶縁の降圧コンバータ回路を構成している。ＰＷＭ制御部２は、誤差増幅器ＯＰＡＭＰ１，ＰＷＭコンパレータＣＭＰ１、三角波生成回路２１を備えている。 Taking unit 100A as an example, unit 100A includes converter unit 1, PWM control unit 2, controller 10A, output voltage detection circuit 3, output current detection circuit 5, droop generation circuit 6 and addition circuit 7. The converter unit 1 includes a switching element Q1, a diode D1, an inductor L1, and a capacitor C1, and constitutes a non-insulated step-down converter circuit. The PWM control unit 2 includes an error amplifier OPAMP1, a PWM comparator CMP1, and a triangular wave generation circuit 21.
　出力電圧検出回路３は抵抗Ｒ１，Ｒ０による分圧回路である。誤差増幅器ＯＰＡＭＰ１は目標値Vrと出力電圧検出回路３の出力電圧とを比較し、誤差電圧をＰＷＭコンパレータＣＭＰ１の非反転端子へ与える。誤差増幅器ＯＰＡＭＰ１の反転入力端と出力端との間には、キャパシタＣ２および抵抗Ｒ２が接続されている。この回路は制御系の発振防止のための位相補償回路として作用する。 The output voltage detection circuit 3 is a voltage dividing circuit using resistors R1 and R0. The error amplifier OPAMP1 compares the target value Vr with the output voltage of the output voltage detection circuit 3, and supplies the error voltage to the non-inverting terminal of the PWM comparator CMP1. A capacitor C2 and a resistor R2 are connected between the inverting input terminal and the output terminal of the error amplifier OPAMP1. This circuit acts as a phase compensation circuit for preventing oscillation of the control system.
　三角波生成回路２１はＰＷＭ変調用の三角波信号を発生し、これをＰＷＭコンパレータＣＭＰ１の反転端子へ与える。ＰＷＭコンパレータＣＭＰ１は、非反転端子への入力電圧と三角波信号とを比較することでＰＷＭ変調信号をスイッチ素子Ｑ１へ与える。ＰＷＭ制御部２は本発明に係る「定電圧制御部」に相当する。 The triangular wave generation circuit 21 generates a triangular wave signal for PWM modulation, and supplies this to the inverting terminal of the PWM comparator CMP1. The PWM comparator CMP1 compares the input voltage to the non-inverting terminal and the triangular wave signal to give a PWM modulation signal to the switch element Q1. The PWM control unit 2 corresponds to a “constant voltage control unit” according to the present invention.
　ドループ生成回路６はユニット１００Ａの出力電流Ioを検出し、出力電流Ioが大きくなるにともなって出力電圧を小さくする電圧電流特性、すなわちドループ特性をもたせるためのドループ用補正値ΔVoを生成する回路である。加算回路７は、コントローラ１０Ａから出力される出力電圧補正指令値Vmodを基準目標値Vrefに加算し、上記ドループ用補正値ΔVoを減算することで目標値Vrを定める。この目標値Vrが誤差増幅器ＯＰＡＭＰ１の非反転入力端に与えられる。 The droop generation circuit 6 is a circuit that detects the output current Io of the unit 100A and generates a voltage-current characteristic that decreases the output voltage as the output current Io increases, that is, a droop correction value ΔVo for providing the droop characteristic. is there. The adding circuit 7 adds the output voltage correction command value Vmod output from the controller 10A to the reference target value Vref, and subtracts the droop correction value ΔVo to determine the target value Vr. This target value Vr is given to the non-inverting input terminal of the error amplifier OPAMP1.
　コントローラ１０ＡはマイクロコントロールユニットMCUで構成されている。コントローラ１０Ａは出力電圧補正指令値Vmodを算出する。コントローラ１０Ａおよび加算回路７は本発明に係る「出力電圧変更部」に相当する。 The controller 10A is composed of a micro control unit MCU. The controller 10A calculates the output voltage correction command value Vmod. The controller 10A and the addition circuit 7 correspond to an “output voltage changing unit” according to the present invention.
　スイッチ素子Ｑ１は上記ＰＷＭ変調された信号で制御される。スイッチ素子Ｑ１のオン期間にインダクタＬ１に励磁電流が流れ、オフ期間にダイオードＤ１を通して還流電流が流れる。 The switch element Q1 is controlled by the PWM modulated signal. An exciting current flows through the inductor L1 during the ON period of the switch element Q1, and a return current flows through the diode D1 during the OFF period.
　コントローラ１０Ａはシリアルバス４を介して、通信相手のユニットのコントローラ（１０Ｂ等）に対して、出力電圧補正指令値Vmodを伝送する。コントローラ１０Ａは本発明に係る「出力電圧補正指令部」に相当する。 The controller 10A transmits the output voltage correction command value Vmod to the controller (10B, etc.) of the communication partner unit via the serial bus 4. The controller 10A corresponds to an “output voltage correction command unit” according to the present invention.
　図２はユニットからの出力電流に対する出力電圧の関係を示す図である。実線はコントローラ１０Ａが定めた出力電圧補正指令値Vmodが或る値であるとき、ドループ生成回路６の作用による特性である。すなわち、出力電流Ioが増大するほど、出力電圧Voは一定勾配で減少する。コントローラ１０Ａが定めた出力電圧補正指令値Vmodが増減すると、それに伴い、図２の破線で示すとおり、上記ドループ特性を示すラインは傾き一定のまま上下にΔVc移動する。すなわち、ドループ特性の傾き自体は変化しないが、所定の出力電流における出力電圧レベルは変化する。上記ΔVcは出力電圧補正指令値Vmodの比例値である。 FIG. 2 is a diagram showing the relationship of the output voltage with respect to the output current from the unit. A solid line is a characteristic due to the action of the droop generation circuit 6 when the output voltage correction command value Vmod determined by the controller 10A is a certain value. That is, as the output current Io increases, the output voltage Vo decreases with a constant gradient. When the output voltage correction command value Vmod determined by the controller 10A increases or decreases, the line indicating the droop characteristic moves up and down ΔVc with a constant slope, as shown by the broken line in FIG. That is, the slope of the droop characteristic itself does not change, but the output voltage level at a predetermined output current changes. ΔVc is a proportional value of the output voltage correction command value Vmod.
　図３は上記出力電圧補正指令値Vmodとドループ特性との関係を示す図である。上記出力電圧補正指令値Vmodは、この電圧上昇とドループ特性による電圧降下が相殺するように設定する。すなわち、出力電流Ioが増大するほど上記出力電圧補正指令値Vmodを大きくし、図３において電圧一定の破線で示すように、出力電流によらず出力電圧が一定となるようにする。この出力電流に対する上記出力電圧補正指令値Vmodは、Vmod=a・Ioの関係をテーブルまたは関数式でコントローラに設定しておく。 FIG. 3 is a diagram showing the relationship between the output voltage correction command value Vmod and the droop characteristic. The output voltage correction command value Vmod is set so that the voltage increase and the voltage drop due to the droop characteristic cancel each other. That is, as the output current Io increases, the output voltage correction command value Vmod is increased so that the output voltage becomes constant regardless of the output current, as indicated by a broken voltage constant line in FIG. For the output voltage correction command value Vmod for this output current, the relationship of Vmod = a · Io is set in the controller by a table or a function expression.
　図４はマスターとして動作するコントローラ１０Ａおよびスレーブとして動作するコントローラ１０Ｂの、各コントローラ内の回路または機能をブロック化して表した図である。コントローラ１０Ａにおいて、ＡＤコンバータ１３は、出力電流Ioの大きさを表す電圧信号を入力してディジタルデータに変換する。テーブル１４は、ＡＤコンバータ１３により求められた値を基に、出力電圧補正指令値Vmodを生成する。また、シリアル通信部１２は、この出力電圧補正指令値Vmodをデータとして他のコントローラ（１０Ｂ等）へシリアルバス４を介して伝送する。ＤＡコンバータ１１は出力電圧補正指令値Vmodを電圧信号に変換してユニット１００Ａ内の加算回路７へ出力する。 FIG. 4 is a block diagram showing a circuit or function in each controller of the controller 10A operating as a master and the controller 10B operating as a slave. In the controller 10A, the AD converter 13 inputs a voltage signal representing the magnitude of the output current Io and converts it into digital data. The table 14 generates an output voltage correction command value Vmod based on the value obtained by the AD converter 13. The serial communication unit 12 transmits the output voltage correction command value Vmod as data to another controller (10B, etc.) via the serial bus 4. The DA converter 11 converts the output voltage correction command value Vmod into a voltage signal and outputs the voltage signal to the adding circuit 7 in the unit 100A.
　コントローラ１０Ｂにおいて、シリアル通信部１２はシリアルバス４を介して上記出力電圧補正指令値Vmodを受信し、ＤＡコンバータ１１は出力電圧補正指令値Vmodを電圧信号に変換してユニット１００Ｂ内の加算回路７へ出力する。 In the controller 10B, the serial communication unit 12 receives the output voltage correction command value Vmod via the serial bus 4, and the DA converter 11 converts the output voltage correction command value Vmod into a voltage signal and adds the addition circuit 7 in the unit 100B. Output to.
　コントローラ１０Ａは、出力電流Ioの変動に対応するため、出力電流Ioの検出、出力電圧補正指令値Vmodの算出およびシリアル通信による指令を定期的または断続的に繰り返し行う。 The controller 10A periodically or intermittently repeats the detection of the output current Io, the calculation of the output voltage correction command value Vmod, and the command by serial communication in order to cope with the fluctuation of the output current Io.
　以上に示したように、出力電圧の変更はユニット内の各コントローラが行うのではなく、１つのコントローラが他のコントローラに指令する。すなわち複数のコントローラのうち１つのコントローラが他のコントローラへ出力電圧の変更の指令を行うマスターとなる。マスターはシリアル通信でスレーブへ出力電圧補正指令値Vmodを送信し、これを受信したスレーブは指令値Vmodに基づいて出力電圧を変更する。同時にマスターもスレーブと同様に出力電圧を変更する。上記出力電圧補正指令値Vmodの指令の際はブロードキャスト送信（一斉送信）を用いれば、複数のコントローラへ一斉に指令することができる。また、シリアル通信にエラー検出やエラー訂正を適用することでノイズによるエラーを低減できる。 As described above, the output voltage is not changed by each controller in the unit, but one controller commands another controller. That is, one of the plurality of controllers serves as a master that instructs other controllers to change the output voltage. The master transmits the output voltage correction command value Vmod to the slave by serial communication, and the slave that has received the command changes the output voltage based on the command value Vmod. At the same time, the master changes the output voltage in the same way as the slave. When the output voltage correction command value Vmod is commanded, a plurality of controllers can be commanded simultaneously by using broadcast transmission (simultaneous transmission). Moreover, errors due to noise can be reduced by applying error detection and error correction to serial communication.
　このように、すべての電源ユニットで出力電圧の変更が同時に行われることにより、すべてのユニットが、同じ傾き及び同じ電圧レベルのドループ特性となる。これにより、各ユニットの出力電流はバランスする。 As described above, since the output voltage is changed simultaneously in all the power supply units, all the units have the droop characteristics having the same slope and the same voltage level. Thereby, the output current of each unit is balanced.
　また、出力電流Ioの変動に応じてドループ特性により出力電圧Voは変動しようとするが、上記出力電圧補正指令値Vmod分の補正により、出力電圧Voの変動は相殺される。 Further, although the output voltage Vo tends to fluctuate due to the droop characteristic according to the fluctuation of the output current Io, the fluctuation of the output voltage Vo is canceled by the correction for the output voltage correction command value Vmod.
　本実施形態によれば、電源システムのロードレギュレーション特性を低下させることなく、また、電流バランス端子を設けることもなく、出力電流を均等にすることができる。また、マスターからスレーブへの片方向通信でよいので、通信回線および通信制御の負荷が小さい。 According to this embodiment, the output current can be equalized without degrading the load regulation characteristics of the power supply system and without providing a current balance terminal. In addition, since one-way communication from the master to the slave is sufficient, the load on the communication line and communication control is small.
　なお、上記「出力電流」は、マスターのユニット１００Ａの出力電流または電源システム２０１全体の出力電流のいずれであってもよい。電源システム２０１全体の出力電流は、各電源ユニットがコントローラで検出した出力電流を、シリアル通信を介して取得し、それらを合計することで得られる。 The “output current” may be either the output current of the master unit 100A or the output current of the entire power supply system 201. The output current of the entire power supply system 201 is obtained by acquiring the output currents detected by the respective power supply units with the controller via serial communication and summing them.
　本実施形態では、出力電圧を変更するために、ＰＷＭ変調を行う目標値Vrを変更するように構成したが、出力電圧検出回路３側を制御してもよい。例えば、誤差増幅器ＯＰＡＭＰ１の非反転入力端に抵抗を介してＤＡコンバータを接続し、それに制御信号を与えてもよい。 In this embodiment, in order to change the output voltage, the target value Vr for PWM modulation is changed, but the output voltage detection circuit 3 side may be controlled. For example, a DA converter may be connected to the non-inverting input terminal of the error amplifier OPAMP1 via a resistor, and a control signal may be given thereto.
《第２の実施形態》
　図５は第２の実施形態に係る電源システムの回路図である。この電源システム２０２は、第１の実施形態と異なり、マスターのコントローラ１０Ａが出力電流ではなく出力電圧を検出する。電源ユニット１００Ａは、出力電圧検出回路８を備えている。コントローラ１０Ａは出力電圧検出回路８の検出信号を入力する。コントローラ１０Ａの機能については次に示す。その他の構成は第１の実施形態と同じである。 << Second Embodiment >>
FIG. 5 is a circuit diagram of a power supply system according to the second embodiment. In the power supply system 202, unlike the first embodiment, the master controller 10A detects the output voltage instead of the output current. The power supply unit 100A includes an output voltage detection circuit 8. The controller 10A inputs the detection signal of the output voltage detection circuit 8. The function of the controller 10A will be described below. Other configurations are the same as those of the first embodiment.
　図６はマスターとして動作するコントローラ１０Ａおよびスレーブとして動作するコントローラ１０Ｂの、各コントローラ内の回路または機能をブロック化して表した図である。コントローラ１０Ａにおいて、ＡＤコンバータ１３は、出力電圧Voの大きさを表す電圧信号を入力してディジタルデータに変換する。加算回路１５は、目標出力値Vo_refと出力電圧Voとの差（出力電圧誤差）evを求める。位相補償回路１６は、この出力電圧誤差evを基に、出力電圧補正指令値Vmodを生成する。また、シリアル通信部１２は、この出力電圧補正指令値Vmodをデータとして他のコントローラ（１０Ｂ等）へ伝送する。ＤＡコンバータ１１は出力電圧補正指令値Vmodを電圧信号に変換してユニット１００Ａ内の加算回路７へ出力する。 FIG. 6 is a block diagram showing a circuit or function in each controller of the controller 10A operating as a master and the controller 10B operating as a slave. In the controller 10A, the AD converter 13 receives a voltage signal representing the magnitude of the output voltage Vo and converts it into digital data. The adder circuit 15 obtains a difference (output voltage error) ev between the target output value Vo_ref and the output voltage Vo. The phase compensation circuit 16 generates an output voltage correction command value Vmod based on the output voltage error ev. The serial communication unit 12 transmits the output voltage correction command value Vmod as data to another controller (10B, etc.). The DA converter 11 converts the output voltage correction command value Vmod into a voltage signal and outputs the voltage signal to the adding circuit 7 in the unit 100A.
　コントローラ１０Ｂにおいて、シリアル通信部１２はシリアルバスを介して上記出力電圧補正指令値Vmodを受信し、ＤＡコンバータ１１は出力電圧補正指令値Vmodを電圧信号に変換してユニット１００Ｂ内の加算回路７へ出力する。 In the controller 10B, the serial communication unit 12 receives the output voltage correction command value Vmod via the serial bus, and the DA converter 11 converts the output voltage correction command value Vmod into a voltage signal and sends it to the addition circuit 7 in the unit 100B. Output.
　コントローラ１０Ａは、出力電圧Voの変動に対応するため、出力電圧Voの検出、出力電圧補正指令値Vmodの算出およびシリアル通信による指令は定期的または断続的に繰り返し行う。 The controller 10A responds to fluctuations in the output voltage Vo, so that the detection of the output voltage Vo, the calculation of the output voltage correction command value Vmod, and the command by serial communication are repeated periodically or intermittently.
　上記位相補償回路１６は、出力電圧Voを制御量、前記出力電圧補正指令値Vmodを操作量とするフィードバック制御が行われるように伝達関数が定められている。この位相補償回路１６の伝達関数は、K(s) = Kp + KI / s + KDs で表される。ここでKp は比例要素の係数、KIは積分要素の係数、KD は微分要素の係数である。このようにしてPIDのフィードバック制御（またはKDをゼロとしたPIのフィードバック制御）を行うことが好ましい。 The phase compensation circuit 16 has a transfer function determined so that feedback control is performed with the output voltage Vo as a control amount and the output voltage correction command value Vmod as an operation amount. The transfer function of the phase compensation circuit 16 is expressed by K (s) = K p + K I / s + K D s. Here K p is a coefficient of proportionality element, the K I factor of the integral element, the K D is the coefficient of the derivative element. It is preferred to carry out this way (the feedback control of the PI or K D was zero) feedback control of PID.
　本実施形態の場合も、出力電圧の変更はユニット内の各コントローラが行うのではなく、１つのコントローラが他のコントローラに指令する。すなわち複数のコントローラのうち１つのコントローラが他のコントローラへ出力電圧の変更の指令を行うマスターとなる。マスターはシリアル通信でスレーブへ出力電圧補正指令値Vmodを送信し、これを受信したスレーブは指令値Vmodに基づいて出力電圧を変更する。同時にマスターもスレーブと同様に出力電圧を変更する。上記出力電圧補正指令値Vmodの指令の際はブロードキャスト送信を用いれば、複数のコントローラへ一斉に指令をすることができる。また、シリアル通信にエラー検出やエラー訂正を適用することでノイズによるエラーを低減できる。 Also in the case of this embodiment, the output voltage is not changed by each controller in the unit, but one controller commands another controller. That is, one of the plurality of controllers serves as a master that instructs other controllers to change the output voltage. The master transmits the output voltage correction command value Vmod to the slave by serial communication, and the slave that has received the command changes the output voltage based on the command value Vmod. At the same time, the master changes the output voltage in the same way as the slave. When the output voltage correction command value Vmod is instructed, it is possible to instruct a plurality of controllers all at once by using broadcast transmission. Moreover, errors due to noise can be reduced by applying error detection and error correction to serial communication.
　このように、すべての電源ユニットで出力電圧増加が同時に行われることにより、すべてのユニットが、同じ傾き及び同じ電圧レベルのドループ特性となる。これにより、各ユニットの出力電流はバランスする。 As described above, since the output voltage is increased simultaneously in all the power supply units, all the units have the droop characteristic having the same slope and the same voltage level. Thereby, the output current of each unit is balanced.
　また、出力電流Ioの変動に応じてドループ特性により出力電圧Voは変動しようとするが、上記フィードバック制御により、出力電圧Voは安定化される。 In addition, the output voltage Vo tends to fluctuate due to the droop characteristic according to the fluctuation of the output current Io, but the output voltage Vo is stabilized by the feedback control.
　本実施形態によれば、出力電圧がフィードバック制御されるため，出力電圧の精度が高めることができる。 According to the present embodiment, since the output voltage is feedback controlled, the accuracy of the output voltage can be improved.
《第３の実施形態》
　図７は第３の実施形態に係る電源システムの回路図である。この電源システム２０３は、第１・第２の実施形態と異なり、電源ユニット１００Ａ，１００Ｂ以外に外部コントローラ２０を備えている。また、電源システム２０３の出力電流Ioを検出する出力電流検出回路９を備えている。この外部コントローラ２０の構成は、図４に示したコントローラ１０ＡからＤＡコンバータ１１を除いたものである。外部コントローラ２０は電源システム２０３の出力電流の検出値を入力し、第１の実施形態で示したコントローラ１０Ａと同様の動作を行う。このように、コントローラをユニットの外部に設けてもよい。 << Third Embodiment >>
FIG. 7 is a circuit diagram of a power supply system according to the third embodiment. Unlike the first and second embodiments, the power supply system 203 includes an external controller 20 in addition to the power supply units 100A and 100B. Further, an output current detection circuit 9 that detects an output current Io of the power supply system 203 is provided. The configuration of the external controller 20 is obtained by removing the DA converter 11 from the controller 10A shown in FIG. The external controller 20 inputs the detected value of the output current of the power supply system 203, and performs the same operation as the controller 10A shown in the first embodiment. Thus, the controller may be provided outside the unit.
　また、このコントローラを外部に設ける形態を第２の実施形態で示した電源システムに適用してもよい。すなわち、その場合の外部コントローラは、図６に示したコントローラ１０ＡからＤＡコンバータ１１を除いたものである。この外部コントローラは出力電圧の検出値を入力し、第２の実施形態で示したコントローラ１０Ａと同様の動作を行う。 Further, a form in which this controller is provided outside may be applied to the power supply system shown in the second embodiment. That is, the external controller in that case is obtained by removing the DA converter 11 from the controller 10A shown in FIG. This external controller inputs the detected value of the output voltage, and performs the same operation as the controller 10A shown in the second embodiment.
《第４の実施形態》
　図８は第４の実施形態に係る電源システムのブロック図である。この電源システム２０４は、複数の電源ユニット１００を備え、それらの入力部および出力部がそれぞれ並列接続され、構成されている。各電源ユニット１００はコンバータ部とコントローラ１０を備えている。各電源ユニット１００の基本構成は同一であるが、１つの電源ユニットのコントローラ１０がマスターとして動作し、他の電源ユニットのコントローラ１０がスレーブとして動作する。 << Fourth Embodiment >>
FIG. 8 is a block diagram of a power supply system according to the fourth embodiment. The power supply system 204 includes a plurality of power supply units 100, and their input units and output units are connected in parallel. Each power supply unit 100 includes a converter unit and a controller 10. Although the basic configuration of each power supply unit 100 is the same, the controller 10 of one power supply unit operates as a master, and the controller 10 of another power supply unit operates as a slave.
　本実施形態では、マスター動作するコントローラ１０へシリアルバス４１を介して負荷から出力電圧変更指令値ΔVrefが送信され、マスター動作するコントローラ１０はスレーブ動作する複数のコントローラ１０へシリアルバス４２を介して出力電圧変更指令値ΔVrefが送信される。 In the present embodiment, the output voltage change command value ΔVref is transmitted from the load to the controller 10 that operates as a master via the serial bus 41, and the controller 10 that operates as a master outputs the plurality of controllers 10 that operate as a slave via the serial bus 42. A voltage change command value ΔVref is transmitted.
　図９は上記電源システム２０４が備える１つの電源ユニット１００の回路図である。本実施形態の電源システムは、ドループ特性生成部による出力電圧の低下を補う目的とは別に、指令により出力電圧を変更できるようにした電源システムである。本実施形態において、出力電圧変更指令値ΔVrefは、図８において負荷または他の電源ユニットのコントローラ１０から指令された値であるが、ドループ特性生成部による出力電圧の低下を補う目的の出力電圧変更指令値ではない。出力電圧を所定範囲内で任意に設定するための値である。 FIG. 9 is a circuit diagram of one power supply unit 100 included in the power supply system 204. The power supply system according to the present embodiment is a power supply system in which the output voltage can be changed by a command, separately from the purpose of compensating for the decrease in output voltage by the droop characteristic generation unit. In this embodiment, the output voltage change command value ΔVref is a value commanded from the controller 10 of the load or other power supply unit in FIG. 8, but the output voltage change for the purpose of compensating for the drop in the output voltage by the droop characteristic generation unit It is not a command value. This is a value for arbitrarily setting the output voltage within a predetermined range.
　コントローラ１０は、出力電圧変更指令値ΔVrefに、ドループ特性生成部による出力電圧の低下を補う補正値Vmodおよびキャリブレーション用の補正値Vcalを加算した値である目標値変更量ΔVaを目標値変更部へ与える。これにより出力電圧が変更される。なお、キャリブレーション用の補正値Vcalは、出力電圧変更の精度をより向上させるため、出荷時に工場において書き込まれる値である。 The controller 10 sets a target value change amount ΔVa, which is a value obtained by adding a correction value Vmod that compensates for a drop in the output voltage by the droop characteristic generation unit and a correction value Vcal for calibration to the output voltage change command value ΔVref. Give to. As a result, the output voltage is changed. The calibration correction value Vcal is a value written at the factory at the time of shipment in order to further improve the accuracy of the output voltage change.
《第５の実施形態》
　第５の実施形態では、目標値変更部に対して目標値を与える他の構成例を示す。 << Fifth Embodiment >>
In the fifth embodiment, another configuration example in which the target value is given to the target value changing unit is shown.
　図１０（Ａ）（Ｂ）は第５の実施形態に係る目標値変更部の構成を示す図である。図１０（Ａ）の例では、コントローラ１０はＰＷＭ制御部２へ、基準目標値Vrefと出力電圧変更指令値ΔVrefを合計した目標値を出力する。以上に示した各実施形態では、基準目標値Vrefを変更して目標値を定める加算回路７をアナログ回路的に表したが、本実施形態では、この変更をコントローラ１０内でディジタル処理によって行う。 10A and 10B are diagrams showing the configuration of the target value changing unit according to the fifth embodiment. In the example of FIG. 10A, the controller 10 outputs the target value obtained by adding the reference target value Vref and the output voltage change command value ΔVref to the PWM control unit 2. In each of the embodiments described above, the adder circuit 7 that changes the reference target value Vref to determine the target value is represented by an analog circuit. However, in the present embodiment, this change is performed by digital processing in the controller 10.
　なお、図９に示したように、ドループ用補正値Vmodおよびキャリブレーション用補正値Vcalも考慮する場合には、コントローラ１０は、
　Vref＋ΔVref＋Vmod＋Vcal
　の演算を行い、その結果をＤＡ変換してアナログ電圧としての目標値を出力すればよい。 As shown in FIG. 9, when the droop correction value Vmod and the calibration correction value Vcal are also considered, the controller 10
Vref + ΔVref + Vmod + Vcal
And the result is DA converted to output a target value as an analog voltage.
　図１０（Ｂ）の例では、誤差増幅器ＯＰＡＭＰ１の非反転入力端に基準電圧を印加し、反転入力端に出力電圧検出回路３の検出信号を入力するとともに、この反転入力端への入力電圧に、抵抗を介して目標値の反転信号を重畳する。このように出力電圧の検出値側を変化させてもよい。 In the example of FIG. 10B, the reference voltage is applied to the non-inverting input terminal of the error amplifier OPAMP1, the detection signal of the output voltage detection circuit 3 is input to the inverting input terminal, and the input voltage to the inverting input terminal is set. The inverted signal of the target value is superimposed via the resistor. In this way, the detected value side of the output voltage may be changed.
　なお、図１０（Ａ）（Ｂ）いずれの構成においても、ドループ特性を持たせるためのドループ生成回路６の出力電圧を誤差増幅器ＯＰＡＭＰ１の反転入力端側に入力する構成としてもよい。その場合には、出力電流変化に対する出力電圧変化の方向を逆の関係にする。 10A and 10B, the output voltage of the droop generation circuit 6 for providing the droop characteristic may be input to the inverting input terminal side of the error amplifier OPAMP1. In that case, the direction of the output voltage change with respect to the output current change is reversed.
《第６の実施形態》
　第６の実施形態では、目標値をＰＷＭにより出力する構成例を示す。 << Sixth Embodiment >>
The sixth embodiment shows a configuration example in which the target value is output by PWM.
　図１１は目標値変更部に対して与える目標値の電圧信号を発生する構成を示す図である。図１１に示すコントローラ１０は、ドループ特性を持たせるためのドループ用補正値以外の目標値に相当するＰＷＭ信号を出力する。その出力端子には抵抗ＲおよびコンデンサＣによる平滑回路およびバッファ回路Ｂが接続されている。 FIG. 11 is a diagram showing a configuration for generating a voltage signal of a target value given to the target value changing unit. The controller 10 shown in FIG. 11 outputs a PWM signal corresponding to a target value other than the droop correction value for providing the droop characteristic. The output terminal is connected to a smoothing circuit including a resistor R and a capacitor C and a buffer circuit B.
　目標値の変更を高分解能で行うためには、図１０（Ａ）（Ｂ）に示したＤＡ変換や図１１に示したＰＷＭを高分解能にする必要がある。しかし高分解能なＤＡコンバータやＰＷＭを用いると、コスト高になる。さらに、ＰＷＭおよび平滑回路によって目標値のアナログ信号を発生させると、ＰＷＭの周期を長くしないと所定の電圧分解能が確保できない。そのため、応答性が悪化する。例えば、時間軸上の最小単位が10nsの場合、ＰＷＭ分解能を10段階にするには、ＰＷＭ周期としては100ns必要であり、ＰＷＭ分解能を100段階にするには、ＰＷＭ周期としては1000ns必要である。ＰＷＭ信号は平滑フィルタで平滑されるため、周期が長くなると、それに応じて平滑フィルタの時定数が大きくなり、出力電圧の変更を高速に行えなくなる。 In order to change the target value with high resolution, it is necessary to make the DA conversion shown in FIGS. 10A and 10B and the PWM shown in FIG. 11 high resolution. However, using a high-resolution DA converter or PWM increases the cost. Furthermore, when an analog signal having a target value is generated by the PWM and smoothing circuit, a predetermined voltage resolution cannot be ensured unless the PWM cycle is lengthened. Therefore, responsiveness deteriorates. For example, when the minimum unit on the time axis is 10 ns, it takes 100 ns as the PWM cycle to set the PWM resolution to 10 steps, and 1000 ns as the PWM cycle to set the PWM resolution to 100 steps. . Since the PWM signal is smoothed by the smoothing filter, when the period becomes longer, the time constant of the smoothing filter increases accordingly, and the output voltage cannot be changed at high speed.
　上記問題を解消するため、本実施形態では、上記目標値に相当する信号をディザリングしたＤＡ変換またはＰＷＭにより発生させ、目標値の変更を高分解能で行う。 In order to solve the above problem, in the present embodiment, a signal corresponding to the target value is generated by DA dithering or PWM that is dithered, and the target value is changed with high resolution.
　図１２はコントローラ１０によるディザリングＰＷＭの例を示す波形図である。ここで三角波状に変化する「タイマカウンタ」はコントローラ１０内のタイマカウンタの値、「周期コンペア」はタイマカウンタの値と比較する値であり、タイマカウンタの値は周期コンペアの値に達したときクリアされる。これにより、タイマカウンタの値は三角波状に繰り返し変化する。「デューティコンペア」はタイマカウンタに対する比較対象の値である。この例では、M→M→M+1→M+1→M+1→N→N+1→N+1の順に変位している。「ＤＭＡ転送用メモリ[1]～[5]」はＤＭＡ（Direct Memory Access）転送用に確保されたメモリの値を示している。「タイマ割り込み」は一定周期で発生される割り込み信号、「ＤＭＡ割り込み」は一定周期で発生されるＤＭＡ転送のための割り込み信号である。この例ではタイマ割り込み５回に１回の割合で発生される。「ＰＷＭ出力」はタイマカウンタの値とデューティコンペアの値との比較結果の２値信号である。 FIG. 12 is a waveform diagram showing an example of dithering PWM by the controller 10. Here, the “timer counter” that changes in a triangular wave shape is the value of the timer counter in the controller 10, and “periodic compare” is a value that is compared with the value of the timer counter. When the value of the timer counter reaches the value of the periodic compare Cleared. As a result, the value of the timer counter changes repeatedly in a triangular waveform. “Duty compare” is a value to be compared with the timer counter. In this example, the displacement is in the order of M → M → M + 1 → M + 1 → M + 1 → N → N + 1 → N + 1. “DMA transfer memory [1] to [5]” indicates the value of the memory reserved for DMA (Direct Memory Access) transfer. “Timer interrupt” is an interrupt signal generated at a fixed period, and “DMA interrupt” is an interrupt signal for DMA transfer generated at a fixed period. In this example, it is generated once every five timer interrupts. “PWM output” is a binary signal as a result of comparison between the value of the timer counter and the value of the duty compare.
　本実施形態のディザリングＰＷＭの動作は次のとおりである。 The operation of the dithering PWM of this embodiment is as follows.
　タイマカウンタは常に一定タイミングでインクリメントされ、周期コンペアと一致するとゼロにクリアされる。 The timer counter is always incremented at a fixed timing and cleared to zero when it matches the period compare.
　タイマカウンタがデューティコンペア未満であるとＰＷＭ出力をH（ハイ）、デューティコンペア以上であるとＰＷＭ出力はL（ロー）となる。すなわち、デューティコンペアを変化させることでＰＷＭのデューティを変更する。 If the timer counter is less than the duty compare, the PWM output is H (high), and if it is greater than or equal to the duty compare, the PWM output is L (low). In other words, the PWM duty is changed by changing the duty compare.
　DMAコントローラは、タイマカウンタがゼロにクリアされると発生するタイマ割り込みをトリガとして、DMA転送用メモリ[1]～[5]に格納されているデータをデューティコンペアへ順に転送する。 The DMA controller uses the timer interrupt that occurs when the timer counter is cleared to zero as a trigger to sequentially transfer the data stored in the DMA transfer memory [1] to [5] to the duty compare.
　DMAコントローラはDMA転送メモリの個数（またはその整数倍）毎にDMA割り込みを行い、DMA転送用メモリの内容を更新する。 The DMA controller updates the contents of the DMA transfer memory by issuing a DMA interrupt for each DMA transfer memory number (or an integer multiple).
　実効デューティの整数部をi、小数部をdで表すと、DMA転送用メモリに格納される値はiまたはi+1であり、iとi+1の数の比はd/10に最も近い値である。例えば、実効デューティが15.6の場合、i=15、d=6であり、DMA転送用メモリには、iが2個、i+1が3個格納される。 When the integer part of the effective duty is represented by i and the decimal part is represented by d, the value stored in the DMA transfer memory is i or i + 1, and the ratio of the number of i and i + 1 is closest to d / 10 Value. For example, when the effective duty is 15.6, i = 15 and d = 6, and two i and three i + 1 are stored in the DMA transfer memory.
　図１３は出力電圧VoとＰＷＭデューティとの関係を示す図である。この出力電圧VoとＰＷＭデューティとの関係はテーブルに予め設定されている。例えば、現在の出力電圧Voが12.7Vであり、ドループ用補正値ΔVoが0.3Vになったとき、このドループによる出力電圧の低下を補って、出力電圧を13Vにするためには、ＰＷＭデューティを15.6にする。ＰＷＭデューティが15.6であるときのディザリングＰＷＭの動作は既に示したとおりである。 FIG. 13 is a diagram showing the relationship between the output voltage Vo and the PWM duty. The relationship between the output voltage Vo and the PWM duty is preset in the table. For example, when the current output voltage Vo is 12.7V and the droop correction value ΔVo becomes 0.3V, in order to compensate for the drop in the output voltage due to the droop and to set the output voltage to 13V, the PWM duty is set to Set to 15.6. The operation of the dithering PWM when the PWM duty is 15.6 is as already described.
　以上に示したディザリングＰＷＭにより目標値を出力することにより、次のような効果を奏する。 By outputting the target value by the dithering PWM described above, the following effects are obtained.
（１）ディザリングをハードウェアで構成しなくてもよいため、特別なハードウェアは不要である。またディザリング周期をソフトウェアで変更できるなど柔軟性が高い。 (1) Since dithering does not have to be configured by hardware, no special hardware is required. The dithering cycle can be changed by software.
（２）ＰＷＭ毎に処理を行う必要はないため、ＣＰＵの処理負荷は軽い。 (2) Since it is not necessary to perform processing for each PWM, the processing load on the CPU is light.
（３）コンバータのスイッチング制御信号を生成するＰＷＭに直接ディザリングを適用すると、コンバータの出力（電圧や電流）にディザリングの影響が現れることがあるのに対し、上記のように、ＰＷＭ制御部２へ与える信号にディザリングを適用する場合には、コンバータの出力の前にＲＣフィルタや制御回路が介在するため、ディザリングの影響は出力に現れない。 (3) When direct dithering is applied to the PWM that generates the switching control signal of the converter, the influence of dithering may appear on the output (voltage or current) of the converter. When dithering is applied to the signal applied to 2, since the RC filter and the control circuit are interposed before the output of the converter, the influence of dithering does not appear in the output.
　なお、コントローラ１０は基準目標値Vrefと出力電圧変更指令値ΔVrefを加算した目標値を発生するものに限らない。例えば、図１、図５、図７に示した出力電圧補正値VmodをディザリングＰＷＭにより発生してもよいし、図９に示した目標値変更量ΔVaをディザリングＰＷＭにより発生してもよい。 The controller 10 is not limited to generating a target value obtained by adding the reference target value Vref and the output voltage change command value ΔVref. For example, the output voltage correction value Vmod shown in FIGS. 1, 5, and 7 may be generated by dithering PWM, or the target value change amount ΔVa shown in FIG. 9 may be generated by dithering PWM. .
　以上に示した例はＰＷＭでのディザリングによる高分解能化の例を示したが、ＤＡコンバータで、同様にディザリングにより高分解能化してもよい。すなわち、例えば図１２に示したデータM→M→M+1→M+1→M+1→N→N+1→N+1の順にＤＡ変換した信号を出力し、それを回路で平滑する。 Although the example shown above shows an example of increasing the resolution by PWM dithering, the resolution may be increased by dithering in the same manner by a DA converter. That is, for example, the data M → M → M + 1 → M + 1 → M + 1 → N → N + 1 → N + 1 in the order shown in FIG. 12 is output, and the signal is smoothed by the circuit. .
《第７の実施形態》
　第７の実施形態では、各電源ユニットのコントローラの同期動作について示す。 << Seventh Embodiment >>
In the seventh embodiment, the synchronous operation of the controller of each power supply unit will be described.
　図１４は第７の実施形態に係る電源システムの各部の波形図である。電源システムの回路構成は図８に示したとおりである。例えば図８に示した電源システム２０４において、電源ユニット１００のマスター動作するコントローラ１０は負荷と通信〈通信１〉して、負荷から出力電圧変更指令値ΔVrefを受信する。この〈通信１〉はマスター動作するコントローラ１０から一定周期または所定タイミングで行われる。この〈通信１〉はコントローラ１０から負荷への要求、または負荷からコントローラ１０への要求で開始される。 FIG. 14 is a waveform diagram of each part of the power supply system according to the seventh embodiment. The circuit configuration of the power supply system is as shown in FIG. For example, in the power supply system 204 shown in FIG. 8, the controller 10 that performs the master operation of the power supply unit 100 communicates with the load <communication 1> and receives the output voltage change command value ΔVref from the load. This <communication 1> is performed from the controller 10 that performs the master operation at a constant cycle or at a predetermined timing. This <communication 1> is started by a request from the controller 10 to the load or a request from the load to the controller 10.
　上記〈通信１〉とは別に、〈通信２〉により、出力電圧変更指令値ΔVrefの指令、出力のオン／オフの指令、スレーブ動作するコントローラ１０の情報の取得等が一定周期で行われる。 In addition to the above <Communication 1>, the <Communication 2> is used to execute an output voltage change command value ΔVref command, an output on / off command, acquisition of information about the controller 10 operating as a slave, and the like at regular intervals.
　マスター動作するコントローラ１０はスレーブ動作するコントローラ１０へ〈通信２〉により、出力電圧変更指令値を一斉に与えると、各電源ユニット１００の目標値変更部は、出力電圧変更指令値の通信（受信）が終了した後、目標値を一斉に変更する。このとき、マスター動作するコントローラ１０を含む電源ユニット１００の目標値変更部も、出力電圧変更指令値の通信（送信）が終了した後、目標値を変更する。 When the controller 10 that operates as a master gives the output voltage change command value all at once to the controller 10 that operates as a slave through <communication 2>, the target value changing unit of each power supply unit 100 communicates (receives) the output voltage change command value. After is finished, the target value is changed all at once. At this time, the target value changing unit of the power supply unit 100 including the controller 10 that performs the master operation also changes the target value after the communication (transmission) of the output voltage change command value is completed.
　図１４において、時刻t1での〈通信２〉で出力電圧変更指令値が変更され、それに伴い、時刻t2で出力電圧Voが変化している。このタイムラグTlは、各電源ユニット１００のコントローラ１０が出力電圧変更指令値の通信が終了した後、目標値変更部が目標値を一斉に変更するまでに要する時間である。この時間は全ての電源ユニット１００について同じであるので、各電源ユニット１００の出力電圧は出力電圧変更指令値に応じて同時に変更される。 In FIG. 14, the output voltage change command value is changed at <communication 2> at time t1, and accordingly, the output voltage Vo is changed at time t2. This time lag Tl is the time required for the controller 10 of each power supply unit 100 to change the target value all at once after the communication of the output voltage change command value is completed. Since this time is the same for all the power supply units 100, the output voltage of each power supply unit 100 is changed simultaneously according to the output voltage change command value.
　図１５は、図１４に示した破線で囲んだ部分の拡大図であり、上記クロック信号とデータ信号の波形図およびデータのパケットを示す図である。この例では、一連のデータ（パケット）は５つのデータバイトで成り立っている。先頭のデータ00はジェネラルコールアドレスであり、全てのスレーブに対するコマンドであることを示す。データ21は出力電圧変更の指令であることを示すコマンドである。これに続く２バイトのコードA101（01A1）は出力電圧変更指令値の値である。最後のデータ22は誤り検出バイトである。 FIG. 15 is an enlarged view of a portion surrounded by a broken line shown in FIG. 14, and shows a waveform diagram of the clock signal and data signal and a data packet. In this example, a series of data (packets) consists of five data bytes. The first data 00 is a general call address, which indicates a command for all slaves. Data 21 is a command indicating an output voltage change command. The subsequent 2-byte code A101 (01A1) is the value of the output voltage change command value. The last data 22 is an error detection byte.
　このようにして、出力電圧変更指令に応じて全ての電源ユニット１００が同期して出力電圧Voを変化させるので、電流バランスを保ったまま並列運転ができる。 Thus, since all the power supply units 100 change the output voltage Vo in synchronization according to the output voltage change command, parallel operation can be performed while maintaining the current balance.
《他の実施形態》
　以上に示した各実施形態では、コンバータ部が非絶縁の降圧コンバータ回路である例を示したが、コンバータ部は昇圧コンバータや昇降圧コンバータであってもよい。また絶縁トランスを用いた絶縁型であってもよい。 << Other embodiments >>
In each of the embodiments described above, an example in which the converter unit is a non-insulated step-down converter circuit has been described. However, the converter unit may be a boost converter or a buck-boost converter. Further, an insulating type using an insulating transformer may be used.
　また、以上に示した各実施形態では、定電圧制御部を誤差増幅器および受動素子の組み合わせで構成したアナログ制御の例を示したが、これをＭＣＵで処理するディジタル制御としてもよい。 Further, in each of the embodiments described above, an example of analog control in which the constant voltage control unit is configured by a combination of an error amplifier and a passive element is shown, but this may be digital control in which processing is performed by the MCU.
　また、図１，５，７等では、電源装置の通信部が複数線のバスラインを介して通信する例を示したが、通信に用いる線数は単線であってもよい。また、シリアルバスを用いた通信に限らない。 1, 5, and 7 show examples in which the communication unit of the power supply device communicates via a plurality of bus lines, but the number of lines used for communication may be single. In addition, communication using a serial bus is not limited.
Ｃ１…キャパシタ
ＣＭＰ１…ＰＷＭコンパレータ
Ｄ１…ダイオード
Ｌ１…インダクタ
ＯＰＡＭＰ１…誤差増幅器
Ｑ１…スイッチ素子
１…コンバータ部
２…ＰＷＭ制御部
３…出力電圧検出回路
４…シリアルバス
５…出力電流検出回路
６…ドループ生成回路
７…加算回路
８…出力電圧検出回路
９…出力電流検出回路
１０Ａ，１０Ｂ…コントローラ
１１…ＤＡコンバータ
１２…シリアル通信部
１３…ＡＤコンバータ
１４…テーブル
１５…加算回路
１６…位相補償回路
２０…外部コントローラ
２１…三角波生成回路
４１，４２…シリアルバス
１００Ａ，１００Ｂ…電源ユニット
２０１～２０４…電源システム C1 ... Capacitor CMP1 ... PWM comparator D1 ... Diode L1 ... Inductor OPAMP1 ... Error amplifier Q1 ... Switch element 1 ... Converter unit 2 ... PWM control unit 3 ... Output voltage detection circuit 4 ... Serial bus 5 ... Output current detection circuit 6 ... Drop generation Circuit 7 ... Addition circuit 8 ... Output voltage detection circuit 9 ... Output current detection circuits 10A and 10B ... Controller 11 ... DA converter 12 ... Serial communication unit 13 ... AD converter 14 ... Table 15 ... Addition circuit 16 ... Phase compensation circuit 20 ... External Controller 21 ... Triangular wave generation circuits 41 and 42 ... Serial buses 100A and 100B ... Power supply units 201 to 204 ... Power supply system

Claims (12)

  1. 　複数の電源装置を備え、それらの入力部および出力部がそれぞれ並列接続された電源システムにおいて、
    　前記電源装置は、電力変換を行うコンバータ部と、前記コンバータ部の出力電圧と基準電圧との比較結果により前記電源装置の出力電圧を一定に制御する定電圧制御部と、出力電流を検出する出力電流検出部と、前記出力電流が大きくなるにともなって前記出力電圧を小さくするドループ特性生成部と、通信相手の電源装置との間で通信を行う通信部と、出力電圧補正指令値に応じて出力電圧を変更する出力電圧変更部を備え、
    　前記複数の電源装置のうち少なくとも１つの電源装置は、前記出力電圧補正指令値を算出し、前記通信部により前記通信相手の電源装置に前記出力電圧補正指令値を与える出力電圧補正指令部を備えることを特徴とする電源システム。     In a power supply system that includes a plurality of power supply devices, and whose input unit and output unit are respectively connected in parallel,
    The power supply device includes a converter unit that performs power conversion, a constant voltage control unit that controls the output voltage of the power supply device constant based on a comparison result between an output voltage of the converter unit and a reference voltage, and an output that detects an output current. A current detection unit, a droop characteristic generation unit that reduces the output voltage as the output current increases, a communication unit that communicates with a power supply device of a communication counterpart, and an output voltage correction command value An output voltage changing unit for changing the output voltage is provided.
    At least one power supply device of the plurality of power supply devices includes an output voltage correction command unit that calculates the output voltage correction command value and gives the output voltage correction command value to the communication partner power supply device by the communication unit. A power supply system characterized by that.
  2. 　複数の電源装置を備え、それらの入力部および出力部がそれぞれ並列接続された電源システムにおいて、
    　出力電圧補正指令値を算出し、前記複数の電源装置に前記出力電圧補正指令値を与える出力電圧補正指令部を備え、
    　前記電源装置は、電力変換を行うコンバータ部と、前記コンバータ部の出力電圧と基準電圧との比較結果により前記電源装置の出力電圧を一定に制御する定電圧制御部と、出力電流を検出する出力電流検出部と、前記出力電流が大きくなるにともなって前記出力電圧を小さくするドループ特性生成部と、通信相手の電源装置との間で通信を行う通信部と、前記出力電圧補正指令値に応じて出力電圧を変更する出力電圧変更部を備えることを特徴とする電源システム。     In a power supply system that includes a plurality of power supply devices, and whose input unit and output unit are respectively connected in parallel,
    An output voltage correction command unit that calculates an output voltage correction command value and gives the output voltage correction command value to the plurality of power supply devices,
    The power supply device includes a converter unit that performs power conversion, a constant voltage control unit that controls the output voltage of the power supply device constant based on a comparison result between an output voltage of the converter unit and a reference voltage, and an output that detects an output current. Depending on the output voltage correction command value, a current detection unit, a droop characteristic generation unit that reduces the output voltage as the output current increases, a communication unit that communicates with the power supply device of the communication counterpart A power supply system comprising an output voltage changing unit that changes the output voltage.
  3. 　複数の電源装置を備え、それらの入力部および出力部がそれぞれ並列接続された電源システムにおいて、
    　前記電源装置は、電力変換を行うコンバータ部と、前記コンバータ部の出力電圧と目標値との比較結果により前記電源装置の出力電圧を一定に制御する定電圧制御部と、出力電流を検出する出力電流検出部と、前記出力電流が大きくなるにともなって前記出力電圧を小さくするドループ特性生成部と、通信相手の電源装置との間で通信を行う通信部と、出力電圧変更指令値に応じて前記目標値を変更する目標値変更部とを備え、
    　前記複数の電源装置のうち少なくとも１つの電源装置は、並列接続された他の電源装置に対して、前記通信部により前記出力電圧変更指令値を一斉に与える出力電圧変更指令部を備え、
    　前記並列接続された前記１つの電源装置および前記他の電源装置の前記目標値変更部は、前記出力電圧変更指令値の通信が終了した後、前記目標値を一斉に変更する、
    ことを特徴とする電源システム。     In a power supply system that includes a plurality of power supply devices, and whose input unit and output unit are respectively connected in parallel,
    The power supply device includes a converter unit that performs power conversion, a constant voltage control unit that controls the output voltage of the power supply device to be constant based on a comparison result between an output voltage of the converter unit and a target value, and an output that detects an output current. In accordance with an output voltage change command value, a current detection unit, a droop characteristic generation unit that reduces the output voltage as the output current increases, a communication unit that communicates with a power supply device of a communication partner A target value changing unit for changing the target value,
    At least one power supply device among the plurality of power supply devices includes an output voltage change command unit that simultaneously gives the output voltage change command value by the communication unit to other power supply devices connected in parallel,
    The target value changing unit of the one power supply device and the other power supply device connected in parallel changes the target value all at once after communication of the output voltage change command value is completed.
    A power supply system characterized by that.
  4. 　複数の電源装置を備え、それらの入力部および出力部がそれぞれ並列接続された電源システムにおいて、
    　前記複数の電源装置に出力電圧変更指令値を与える出力電圧変更指令部を備え、
    　前記電源装置は、電力変換を行うコンバータ部と、前記コンバータ部の出力電圧と目標値との比較結果により前記電源装置の出力電圧を一定に制御する定電圧制御部と、出力電流を検出する出力電流検出部と、前記出力電流が大きくなるにともなって前記出力電圧を小さくするドループ特性生成部と、通信相手の電源装置との間で通信を行う通信部と、前記出力電圧変更指令値に応じて前記目標値を変更する目標値変更部とを備え、
    　前記出力電圧変更指令部は、前記複数の電源装置に対して、前記通信部により前記出力電圧変更指令値を一斉に与える出力電圧変更指令部を備え、
    　前記複数の電源装置の前記目標値変更部は、前記出力電圧変更指令値の通信が終了した後、前記目標値を一斉に変更する、
    ことを特徴とする電源システム。     In a power supply system that includes a plurality of power supply devices, and whose input unit and output unit are respectively connected in parallel,
    An output voltage change command unit for giving an output voltage change command value to the plurality of power supply devices,
    The power supply device includes a converter unit that performs power conversion, a constant voltage control unit that controls the output voltage of the power supply device to be constant based on a comparison result between an output voltage of the converter unit and a target value, and an output that detects an output current. Depending on the output voltage change command value, a current detection unit, a droop characteristic generation unit that reduces the output voltage as the output current increases, a communication unit that communicates with the power supply device of the communication partner And a target value changing unit for changing the target value.
    The output voltage change command unit includes an output voltage change command unit that simultaneously gives the output voltage change command value by the communication unit to the plurality of power supply devices,
    The target value changing unit of the plurality of power supply devices changes the target value all at once after communication of the output voltage change command value is completed.
    A power supply system characterized by that.
  5. 　前記出力電圧補正指令部は、前記出力電流が大きくなるにともなって前記電源装置の出力電圧が大きくなるように前記出力電圧補正指令値を設定することにより、前記ドループ特性生成部による出力電圧の低下を補う、請求項１に記載の電源システム。 The output voltage correction command unit sets the output voltage correction command value so that the output voltage of the power supply device increases as the output current increases, thereby reducing the output voltage by the droop characteristic generation unit. The power supply system according to claim 1, wherein
  6. 　前記出力電圧変更指令部は、前記出力電流が大きくなるにともなって前記電源装置の出力電圧が大きくなるように前記出力電圧変更指令値を設定することにより、前記ドループ特性生成部による出力電圧の低下を補う、請求項３に記載の電源システム。 The output voltage change command unit sets the output voltage change command value so that the output voltage of the power supply device increases as the output current increases, thereby reducing the output voltage by the droop characteristic generation unit. The power supply system according to claim 3, wherein
  7. 　前記電源システムの出力電流を検出または取得する出力電流検知部を備え、
    　前記出力電圧補正指令部は、前記出力電流検知部が検知した出力電流が大きくなるにともなって前記電源システムの出力電圧が大きくなるように前記出力電圧補正指令値を設定することにより、前記ドループ特性生成部による出力電圧の低下を補う、請求項２に記載の電源システム。     An output current detector for detecting or acquiring the output current of the power supply system;
    The output voltage correction command unit sets the output voltage correction command value so that the output voltage of the power supply system increases as the output current detected by the output current detection unit increases. The power supply system of Claim 2 which compensates for the fall of the output voltage by a production | generation part.
  8. 　前記電源システムの出力電流を検出または取得する出力電流検知部を備え、
    　前記出力電圧変更指令部は、前記出力電流検知部が検知した出力電流が大きくなるにともなって前記電源システムの出力電圧が大きくなるように前記出力電圧変更指令値を設定することにより、前記ドループ特性生成部による出力電圧の低下を補う、請求項４に記載の電源システム。     An output current detector for detecting or acquiring the output current of the power supply system;
    The output voltage change command unit sets the output voltage change command value so that the output voltage of the power supply system increases as the output current detected by the output current detection unit increases, so that the droop characteristic The power supply system of Claim 4 which compensates for the fall of the output voltage by a production | generation part.
  9. 　前記電源システムの出力電圧を検出する出力電圧検出部を備え、
    　前記出力電圧補正指令部は、前記電源システムの出力電圧を制御量、前記電源システムの出力電圧補正指令値を操作量としてフィードバック制御されるように、出力電圧補正指令値を求める、請求項１または２に記載の電源システム。     An output voltage detector for detecting an output voltage of the power supply system;
    The output voltage correction command unit obtains an output voltage correction command value so that feedback control is performed using the output voltage of the power supply system as a control amount and the output voltage correction command value of the power supply system as an operation amount. 2. The power supply system according to 2.
  10. 　前記電源システムの出力電圧を検出する出力電圧検出部を備え、
    　前記出力電圧変更指令部は、前記電源システムの出力電圧を制御量、前記電源システムの出力電圧変更指令値を操作量としてフィードバック制御されるように、出力電圧変更指令値を求める、請求項３または４に記載の電源システム。     An output voltage detector for detecting an output voltage of the power supply system;
    The output voltage change command unit obtains an output voltage change command value so that feedback control is performed using the output voltage of the power supply system as a control amount and the output voltage change command value of the power supply system as an operation amount. 4. The power supply system according to 4.
  11. 　前記出力電圧補正指令部は、少なくとも前記出力電圧補正指令値を、ディザリングしたＤＡ変換またはＰＷＭで発生させる、請求項１，２，５，７，９のいずれかに記載の電源システム。 10. The power supply system according to claim 1, wherein the output voltage correction command unit generates at least the output voltage correction command value by dithered DA conversion or PWM.
  12. 　前記出力電圧変更指令部は、少なくとも前記出力電圧変更指令値を、ディザリングしたＤＡ変換またはＰＷＭで発生させる、請求項３，４，６，８，１０のいずれかに記載の電源システム。 The power supply system according to any one of claims 3, 4, 6, 8, and 10, wherein the output voltage change command section generates at least the output voltage change command value by dithered DA conversion or PWM.
PCT/JP2014/075984 2013-10-02 2014-09-30 Power supply system WO2015050093A1 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
DE112014004589.6T DE112014004589T5 (en) 2013-10-02 2014-09-30 Power system
JP2015540488A JP6206500B2 (en) 2013-10-02 2014-09-30 Power system
CN201480052330.3A CN105580261A (en) 2013-10-02 2014-09-30 Power supply system

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP2013207254 2013-10-02
JP2013-207254 2013-10-02
JP2013237284 2013-11-15
JP2013-237284 2013-11-15

Publications (1)

Publication Number Publication Date
WO2015050093A1 true WO2015050093A1 (en) 2015-04-09

Family

ID=52778682

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2014/075984 WO2015050093A1 (en) 2013-10-02 2014-09-30 Power supply system

Country Status (4)

Country Link
JP (2) JP6206500B2 (en)
CN (1) CN105580261A (en)
DE (1) DE112014004589T5 (en)
WO (1) WO2015050093A1 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2017179306A1 (en) * 2016-04-11 2017-10-19 株式会社日立産機システム Power conversion device
JP2020022331A (en) * 2018-08-03 2020-02-06 Ntn株式会社 Switching power supply system and DC power supply system
WO2022097538A1 (en) * 2020-11-06 2022-05-12 株式会社安川電機 Power conversion system

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6650838B2 (en) * 2016-06-23 2020-02-19 株式会社ダイヘン Power supply system, power supply, control method, and control program
JP6835676B2 (en) 2017-07-05 2021-02-24 株式会社ダイヘン Power system, power supply, control method and control program
JP7030033B2 (en) * 2018-08-31 2022-03-04 株式会社デンソー Power conversion system
CN110488901A (en) * 2019-09-18 2019-11-22 深圳市友华通信技术有限公司 The output voltage adjusting method and device of power module
JP7291592B2 (en) * 2019-10-01 2023-06-15 日鉄テックスエンジ株式会社 Converter device and its output control method
JP7200901B2 (en) * 2019-10-03 2023-01-10 株式会社豊田自動織機 power supply
CN111628634A (en) * 2020-06-19 2020-09-04 西安微电子技术研究所 Output isolation power supply sampling circuit and method
WO2022030363A1 (en) * 2020-08-05 2022-02-10 パナソニックＩｐマネジメント株式会社 Power system, controller, power conversion device, power system control method, and program
JP2022086418A (en) * 2020-11-30 2022-06-09 株式会社アドバンテスト Power supply device, power supply unit, and test device
JP2022086417A (en) * 2020-11-30 2022-06-09 株式会社アドバンテスト Power supply device, power supply unit, and test device
WO2022162763A1 (en) * 2021-01-27 2022-08-04 株式会社三社電機製作所 Power supply system and power supply unit
CN112821753A (en) * 2021-02-25 2021-05-18 中国电子科技集团公司第十八研究所 Multi-module power distribution topological circuit
CN113346473A (en) * 2021-05-25 2021-09-03 上海辛格林纳新时达电机有限公司 Grid-connected control method and grid-connected control device
WO2024009638A1 (en) * 2022-07-07 2024-01-11 ローム株式会社 Power supply system, semiconductor integrated circuit device, semiconductor device, and power supply device

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2004328945A (en) * 2003-04-28 2004-11-18 Sharp Corp Pwm control circuit for dc-dc converter
JP2008527961A (en) * 2005-02-02 2008-07-24 パワー−ワン， インコーポレイテッド Power supply paralleling compensated droop method (C-droop method)
JP2013138557A (en) * 2011-12-28 2013-07-11 Cosel Co Ltd Power supply device and power system using the same

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61262821A (en) * 1985-05-15 1986-11-20 Origin Electric Co Ltd System for controlling power source output
JP4538349B2 (en) * 2005-03-17 2010-09-08 富士通株式会社 Power supply and power supply system
JP5226399B2 (en) * 2008-06-25 2013-07-03 新電元工業株式会社 Power supply device and control method of power supply device
US8120205B2 (en) * 2008-07-18 2012-02-21 Zilker Labs, Inc. Adding and dropping phases in current sharing
EP2333957B1 (en) * 2009-12-04 2015-01-28 Nxp B.V. A clock signal generator
CN102122896A (en) * 2011-04-15 2011-07-13 国网电力科学研究院 Sine wave inverter parallel system with variable current ratio
JP5967871B2 (en) * 2011-06-27 2016-08-10 トランスフォーム・ジャパン株式会社 Power supply
JP5792024B2 (en) * 2011-10-21 2015-10-07 株式会社日本自動車部品総合研究所 Power system
CN103219885B (en) * 2012-01-20 2015-08-12 百富(澳门离岸商业服务)有限公司 DC to DC transducer
US9172394B2 (en) * 2012-03-07 2015-10-27 Actiwave Ab Signal conversion system and method
JP6019633B2 (en) * 2012-03-12 2016-11-02 シンフォニアテクノロジー株式会社 Power converter
CN102594128A (en) * 2012-04-05 2012-07-18 重庆安谐新能源技术有限公司 Average current control device for direct current (DC) average current output system

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2004328945A (en) * 2003-04-28 2004-11-18 Sharp Corp Pwm control circuit for dc-dc converter
JP2008527961A (en) * 2005-02-02 2008-07-24 パワー−ワン， インコーポレイテッド Power supply paralleling compensated droop method (C-droop method)
JP2013138557A (en) * 2011-12-28 2013-07-11 Cosel Co Ltd Power supply device and power system using the same

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2017179306A1 (en) * 2016-04-11 2017-10-19 株式会社日立産機システム Power conversion device
JP2017192166A (en) * 2016-04-11 2017-10-19 株式会社日立産機システム Power conversion device
JP2020022331A (en) * 2018-08-03 2020-02-06 Ntn株式会社 Switching power supply system and DC power supply system
WO2020027288A1 (en) * 2018-08-03 2020-02-06 Ntn株式会社 Switching power source system and direct-current power supply system
JP7018847B2 (en) 2018-08-03 2022-02-14 Ntn株式会社 Switching power supply system and DC power supply system
WO2022097538A1 (en) * 2020-11-06 2022-05-12 株式会社安川電機 Power conversion system

Also Published As

Publication number Publication date
JP2017127195A (en) 2017-07-20
JP6206500B2 (en) 2017-10-04
CN105580261A (en) 2016-05-11
JP6296192B2 (en) 2018-03-20
DE112014004589T5 (en) 2016-08-18
JPWO2015050093A1 (en) 2017-03-09

Similar Documents

Publication Publication Date Title
JP6296192B2 (en) Power system
JP5788748B2 (en) DC / DC converter control circuit and DC-DC converter
US8536841B2 (en) PWM control circuit of a converter and the control method thereof
US20160141956A1 (en) Voltage regulator with hybrid adaptive voltage position and control method thereof
JP5481926B2 (en) Power supply control device, power supply device, and power supply control method
JP5808990B2 (en) DC / DC converter control circuit and DC-DC converter
JP5812777B2 (en) DC / DC converter control circuit and DC-DC converter
US20070182391A1 (en) Digital double-loop output voltage regulation
JP5902421B2 (en) DC / DC converter control circuit and DC-DC converter
JP2011172414A (en) Switching power supply apparatus
KR20060101213A (en) Digital double-loop output voltage regulation
JP5625958B2 (en) Switching power supply with output voltage switching function
JP2015186384A (en) Control circuit of digital control power supply circuit, control method, digital control power supply circuit using the same, electronic device and base station
JP2014099995A (en) Switching power supply device and power supply system using the same
US11509217B2 (en) Stable digital integrator circuit for boost converter
JP2019530426A (en) DC voltage converter control device, DC voltage converter, and DC voltage converter control method
CN104167904A (en) time generator and time signal generating method of power converter
US20200358353A1 (en) A power supply controller
US20100060247A1 (en) Bus connection for connecting a field device to a field bus
EP3832429B1 (en) Distributed control of a voltage regulator
US10153693B2 (en) DC-DC converter including dynamically adjusted duty cycle limit
TWI741625B (en) Power conversion system for autonomous current sharing of power stages
CN107960142B (en) Apparatus and method for processing inductor current
JP6326965B2 (en) Power supply
JP7291592B2 (en) Converter device and its output control method

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 201480052330.3

Country of ref document: CN

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 14851391

Country of ref document: EP

Kind code of ref document: A1

ENP Entry into the national phase

Ref document number: 2015540488

Country of ref document: JP

Kind code of ref document: A

WWE Wipo information: entry into national phase

Ref document number: 112014004589

Country of ref document: DE

Ref document number: 1120140045896

Country of ref document: DE

122 Ep: pct application non-entry in european phase

Ref document number: 14851391

Country of ref document: EP

Kind code of ref document: A1