WO2015048445A1 - Elimination of basal plane dislocations in post growth silicon carbide epitaxial layers by high temperature annealing while preserving surface morphology - Google Patents

Elimination of basal plane dislocations in post growth silicon carbide epitaxial layers by high temperature annealing while preserving surface morphology Download PDF

Info

Publication number
WO2015048445A1
WO2015048445A1 PCT/US2014/057722 US2014057722W WO2015048445A1 WO 2015048445 A1 WO2015048445 A1 WO 2015048445A1 US 2014057722 W US2014057722 W US 2014057722W WO 2015048445 A1 WO2015048445 A1 WO 2015048445A1
Authority
WO
WIPO (PCT)
Prior art keywords
silicon carbide
epilayers
annealing
basal plane
substrate material
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/US2014/057722
Other languages
French (fr)
Inventor
Nadeemmullah A. MAHADIK
Robert E. Stahlbush
Marko J. Tadjer
Eugene A. Imhoff
Boris N. Feigelson
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
US Department of Navy
Government of the United States of America
Original Assignee
US Department of Navy
Government of the United States of America
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by US Department of Navy, Government of the United States of America filed Critical US Department of Navy
Publication of WO2015048445A1 publication Critical patent/WO2015048445A1/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/29—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by the substrates
    • H10P14/2901—Materials
    • H10P14/2902—Materials being Group IVA materials
    • H10P14/2904—Silicon carbide
    • C—CHEMISTRY; METALLURGY
    • C30—CRYSTAL GROWTH
    • C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B29/00—Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
    • C30B29/10—Inorganic compounds or compositions
    • C30B29/36—Carbides
    • C—CHEMISTRY; METALLURGY
    • C30—CRYSTAL GROWTH
    • C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B33/00—After-treatment of single crystals or homogeneous polycrystalline material with defined structure
    • C30B33/02—Heat treatment
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/80—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
    • H10D62/83—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group IV materials, e.g. B-doped Si or undoped Ge
    • H10D62/832—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group IV materials, e.g. B-doped Si or undoped Ge being Group IV materials comprising two or more elements, e.g. SiGe
    • H10D62/8325—Silicon carbide

Definitions

  • the present invention relates to removing basal plane dislocations in silicon carbide (SiC) epitaxially grown layers.
  • Basal plane dislocations (BPD) in SiC epilayers cause formation of stacking faults (SF) during device operation, which leads to forward voltage degradation in minority carrier devices.
  • SF stacking faults
  • Typical growth of SiC epilayers using conventional chemical vapor deposition techniques still results in BPD density of 100 cm "2 or more. These adversely affect the device yield and reliability.
  • High temperature annealing in SiC epilayers has been performed by various methods for incorporation of implanted species and to reduce the lattice damage caused by the implantation process. These previous anneals were typically performed up to 1700 °C, using a graphite cap to reduce surface degradation.
  • the aforementioned problems are overcome in the present invention which provides a method to remove basal plane dislocations in post growth silicon carbide epitaxial layers by capping post growth silicon carbide epilayers with a graphite cap and annealing the capped silicon carbon epilayers at a temperature of 1750 °C or greater with a nitrogen overpressure of 60-110 psi, wherein basal plane dislocations in the epilayers are removed while surface morphology is preserved. Also disclosed is the related silicon carbide substrate material made by this method.
  • the purpose of this invention is to provide a means to remove basal plane dislocations already present in silicon carbide (SiC) epitaxially grown layers, while preserving the surface morphology.
  • This method uses a high temperature annealing process under high ambient pressure and utilizes a surface protective coating on epitaxially grown SiC layers to remove the basal plane dislocations present in it. There are no reported methods for the removal of BPDs after the growth of SiC epilayers, while preserving the surface morphology.
  • the subject of the invention is single crystal silicon carbide (SiC) substrate material and epilayers grown by any typical methods.
  • the invention provides means to remove defects, while preserving the sample surface in SiC semiconductors. More specifically the invented method uses a high temperature annealing process is used under high ambient pressure and utilizing a surface protective coating to eliminate basal plane dislocations (BPD) in SiC samples.
  • This invention can be used to remove BPDs from SiC epitaxial layers after their growth, while preserving the surface morphology, which is important to realize high power density and high voltage SiC devices.
  • This invention can be used to anneal p-type implants in SiC to form higher conductivity p-type semiconductor regions, while preserving the surface.
  • This invention can be used to perform high temperature treatments to SiC to improve carrier lifetime in both p-type and n-type SiC layers.
  • Some advantages of the prevent invention include: BPDs are eliminated in SiC material while maintaining good surface morphology; compared to current methods, higher temperature annealing (in excess of 1750 °C) of SiC material can be used with no silicon sublimation from the surface, which prevents surface degradation; and higher temperature annealing (in excess of 1750 °C) can be used to improve the activation/incorporation of implanted species in the SiC lattice.
  • FIG. 1 is shows (a) an ultraviolet photoluminescence (UVPL) image of a pre- annealed sample and (b) a UVPL image showing the same exact region of the post-annealed sample that was treated at 1782 °C for 5 minutes under 100 psi nitrogen over pressure.
  • UVPL ultraviolet photoluminescence
  • the purpose of the present invention is to remove the existing BPDs in the SiC epilayers while preserving the surface morphology. This requires high temperature annealing in excess of 1750 °C and has been accomplished by annealing the SiC samples under high nitrogen overpressure of 60-110 psi. The samples are capped with a specially formulated graphite cap to further prevent the sublimation of Si from the surface and thus preserve the surface morphology.
  • UVPL photoluminescence
  • the samples were then graphite capped using the following process.
  • the samples were cleaned with a pirana solution consisting of H 2 S0 4 :H 2 0 2 :H 2 0 in the ratio 1:1:5, followed by a solvent clean SCI process.
  • AZ 4620 photoresist was applied using a revolution speed of 5000 rpm for 1 minute.
  • the samples were then heated to a temperature of 1100 °C in nitrogen ambient for 30 minutes to form a graphite cap. This was followed by the high temperature high pressure annealing process.
  • the high pressure annealing was carried out in a custom designed chamber, where the sample was inductively heated using radio frequency (RF) power to temperatures 1750 - 1840 °C for around 5 minutes.
  • the chamber was maintained at a nitrogen over pressure of 60-110 psi.
  • the post-annealed samples were then imaged to observe the removal of BPDs in the epilayers.
  • RF radio frequency
  • FIG. 1(a) shows the UVPL image of the pre-annealed sample.
  • the white (bright) lines observed are the BPDs that are present in the epilayers after growth.
  • FIG. 1(b) shows the same exact region of the post-annealed sample that was performed at 1782 °C for 5 minutes under 110 psi nitrogen over pressure. It can be clearly seen that the BPDs (white lines) in the post annealed samples completely disappear. In addition the surface morphology of the sample is preserved as no scratches or surface imperfections are evident in the UVPL image. This was also further verified using optical microscopy.

Landscapes

  • Chemical & Material Sciences (AREA)
  • Engineering & Computer Science (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Materials Engineering (AREA)
  • Metallurgy (AREA)
  • Organic Chemistry (AREA)
  • Inorganic Chemistry (AREA)
  • Physics & Mathematics (AREA)
  • Thermal Sciences (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)

Abstract

A method to remove basal plane dislocations in post growth silicon carbide epitaxial layers by capping post growth silicon carbide epilayers with a graphite cap and annealing the capped silicon carbon epilayers at a temperature of 1750 °C or greater with a nitrogen overpressure of 60-110 psi, wherein basal plane dislocations in the epilayers are removed while surface morphology is preserved. Also disclosed is the related silicon carbide substrate material made by this method.

Description

ELIMINATION OF BASAL PLANE DISLOCATIONS IN POST GROWTH SILICON CARBIDE EPITAXIAL LAYERS BY HIGH TEMPERATURE ANNEALING WHILE PRESERVING SURFACE MORPHOLOGY
TECHNICAL FIELD
The present invention relates to removing basal plane dislocations in silicon carbide (SiC) epitaxially grown layers.
BACKGROUND ART
Basal plane dislocations (BPD) in SiC epilayers cause formation of stacking faults (SF) during device operation, which leads to forward voltage degradation in minority carrier devices. Typical growth of SiC epilayers using conventional chemical vapor deposition techniques still results in BPD density of 100 cm"2 or more. These adversely affect the device yield and reliability. There are no known reports that successfully attempt to mitigate the BPDs in the SiC epilayers after the epi-growth. High temperature annealing in SiC epilayers has been performed by various methods for incorporation of implanted species and to reduce the lattice damage caused by the implantation process. These previous anneals were typically performed up to 1700 °C, using a graphite cap to reduce surface degradation.
DISCLOSURE OF INVENTION
The aforementioned problems are overcome in the present invention which provides a method to remove basal plane dislocations in post growth silicon carbide epitaxial layers by capping post growth silicon carbide epilayers with a graphite cap and annealing the capped silicon carbon epilayers at a temperature of 1750 °C or greater with a nitrogen overpressure of 60-110 psi, wherein basal plane dislocations in the epilayers are removed while surface morphology is preserved. Also disclosed is the related silicon carbide substrate material made by this method.
The purpose of this invention is to provide a means to remove basal plane dislocations already present in silicon carbide (SiC) epitaxially grown layers, while preserving the surface morphology. This method uses a high temperature annealing process under high ambient pressure and utilizes a surface protective coating on epitaxially grown SiC layers to remove the basal plane dislocations present in it. There are no reported methods for the removal of BPDs after the growth of SiC epilayers, while preserving the surface morphology.
The subject of the invention is single crystal silicon carbide (SiC) substrate material and epilayers grown by any typical methods. The invention provides means to remove defects, while preserving the sample surface in SiC semiconductors. More specifically the invented method uses a high temperature annealing process is used under high ambient pressure and utilizing a surface protective coating to eliminate basal plane dislocations (BPD) in SiC samples. This invention can be used to remove BPDs from SiC epitaxial layers after their growth, while preserving the surface morphology, which is important to realize high power density and high voltage SiC devices.
This invention can be used to anneal p-type implants in SiC to form higher conductivity p-type semiconductor regions, while preserving the surface.
This invention can be used to perform high temperature treatments to SiC to improve carrier lifetime in both p-type and n-type SiC layers.
Some advantages of the prevent invention include: BPDs are eliminated in SiC material while maintaining good surface morphology; compared to current methods, higher temperature annealing (in excess of 1750 °C) of SiC material can be used with no silicon sublimation from the surface, which prevents surface degradation; and higher temperature annealing (in excess of 1750 °C) can be used to improve the activation/incorporation of implanted species in the SiC lattice.
These and other features and advantages of the invention, as well as the invention itself, will become better understood by reference to the following detailed description, appended claims, and accompanying drawings.
BRIEF DESCRIPTION OF DRAWINGS FIG. 1 is shows (a) an ultraviolet photoluminescence (UVPL) image of a pre- annealed sample and (b) a UVPL image showing the same exact region of the post-annealed sample that was treated at 1782 °C for 5 minutes under 100 psi nitrogen over pressure.
BEST MODE FOR CARRYING OUT THE INVENTION
The purpose of the present invention is to remove the existing BPDs in the SiC epilayers while preserving the surface morphology. This requires high temperature annealing in excess of 1750 °C and has been accomplished by annealing the SiC samples under high nitrogen overpressure of 60-110 psi. The samples are capped with a specially formulated graphite cap to further prevent the sublimation of Si from the surface and thus preserve the surface morphology.
For experimentation, commercially available, 4 degree offcut, 15 μιη, n-type 6E15 4H- SiC epilayers were used. The as-grown samples were imaged using ultraviolet
photoluminescence (UVPL) imaging, which shows the BPDs in the epitaxial layers prior to annealing. Carriers were excited with the 334 nm line from an Ar-ion laser, and images were collected in the emission range of 600-1000 nm. The high resolution images of the entire sample was stitched together and analyzed
The samples were then graphite capped using the following process. The samples were cleaned with a pirana solution consisting of H2S04:H202:H20 in the ratio 1:1:5, followed by a solvent clean SCI process. Then AZ 4620 photoresist was applied using a revolution speed of 5000 rpm for 1 minute. The samples were then heated to a temperature of 1100 °C in nitrogen ambient for 30 minutes to form a graphite cap. This was followed by the high temperature high pressure annealing process.
The high pressure annealing was carried out in a custom designed chamber, where the sample was inductively heated using radio frequency (RF) power to temperatures 1750 - 1840 °C for around 5 minutes. The chamber was maintained at a nitrogen over pressure of 60-110 psi. The post-annealed samples were then imaged to observe the removal of BPDs in the epilayers.
The imaging of the BPDs post-annealing was again performed using the UVPL system as described above. The images were then compared to their pre-annealed state. FIG. 1(a) shows the UVPL image of the pre-annealed sample. The white (bright) lines observed are the BPDs that are present in the epilayers after growth. This image is compared with the image shown in FIG. 1(b), which shows the same exact region of the post-annealed sample that was performed at 1782 °C for 5 minutes under 110 psi nitrogen over pressure. It can be clearly seen that the BPDs (white lines) in the post annealed samples completely disappear. In addition the surface morphology of the sample is preserved as no scratches or surface imperfections are evident in the UVPL image. This was also further verified using optical microscopy.
The above descriptions are those of the preferred embodiments of the invention. Various modifications and variations are possible in light of the above teachings without departing from the spirit and broader aspects of the invention. It is therefore to be understood that the claimed invention may be practiced otherwise than as specifically described. Any references to claim elements in the singular, for example, using the articles "a," "an," "the," or "said," is not to be construed as limiting the element to the singular.

Claims

CLAIMS What is claimed as new and desired to be protected by Letters Patent of the UnitedStates is:
1. A method to remove basal plane dislocations in post growth silicon carbide epitaxial layers, comprising:
capping post growth silicon carbide epilayers with a graphite cap; and annealing the capped silicon carbon epilayers at a temperature of 1750 °C or greater with a nitrogen overpressure of 60-110 psi, wherein basal plane dislocations in the epilayers are removed while surface morphology is preserved.
2. The method of claim 1, wherein the annealing is for five minutes.
3. The method of claim 1, wherein the annealing is done by inductive heating using radio frequency power.
4. The method of claim 1, wherein the silicon carbon epilayers are capped by a method comprising:
cleaning the epilayers with a solution comprising H2S04, H202, and H20 followed by a solvent clean SCI process;
applying a photoresist; and
heating to a temperature of 1100 °C in nitrogen ambient.
5. The method of claim 4, wherein the ratio of H2S04:H202:H20 is 1:1:5.
6. The method of claim 4, wherein the heating is for 30 minutes.
7. A silicon carbide substrate material made by the method comprising:
capping post growth silicon carbide epilayers with a graphite cap; and annealing the capped silicon carbon epilayers at a temperature of 1750 °C or greater with a nitrogen overpressure of 60-110 psi, wherein basal plane dislocations in the epilayers are removed while surface morphology of the substrate material is preserved.
8. The silicon carbide substrate material of claim 7, wherein the annealing is for five minutes.
9. The silicon carbide substrate material of claim 7, wherein the annealing is done by inductive heating using radio frequency power.
10. The silicon carbide substrate material of claim 7, wherein the silicon carbon epilayers are capped by a method comprising:
cleaning the epilayers with a solution comprising H2SO4, H2O2, and H2O followed by a solvent clean SCI process;
applying a photoresist; and
heating to a temperature of 1100 °C in nitrogen ambient.
11. The silicon carbide substrate material of claim 10, wherein the ratio of
HzSC HzOziHzO is 1:1:5.
12. The silicon carbide substrate material of claim 10, wherein the heating is for 30 minutes.
PCT/US2014/057722 2013-09-27 2014-09-26 Elimination of basal plane dislocations in post growth silicon carbide epitaxial layers by high temperature annealing while preserving surface morphology Ceased WO2015048445A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US201361883266P 2013-09-27 2013-09-27
US61/883,266 2013-09-27

Publications (1)

Publication Number Publication Date
WO2015048445A1 true WO2015048445A1 (en) 2015-04-02

Family

ID=52744505

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2014/057722 Ceased WO2015048445A1 (en) 2013-09-27 2014-09-26 Elimination of basal plane dislocations in post growth silicon carbide epitaxial layers by high temperature annealing while preserving surface morphology

Country Status (2)

Country Link
US (1) US9129799B2 (en)
WO (1) WO2015048445A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114430781A (en) * 2019-08-06 2022-05-03 学校法人关西学院 SiC seed crystal and method for producing same, SiC ingot obtained by growing same, method for producing same, SiC wafer produced from same, SiC wafer having epitaxial film, and method for producing same

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2014146748A (en) * 2013-01-30 2014-08-14 Toshiba Corp Semiconductor device, method of manufacturing the same, and semiconductor substrate
US10403509B2 (en) * 2014-04-04 2019-09-03 The Government Of The United States Of America, As Represented By The Secretary Of The Navy Basal plane dislocation elimination in 4H—SiC by pulsed rapid thermal annealing
WO2017053518A1 (en) * 2015-09-25 2017-03-30 The Government Of The Usa, As Represented By The Secretary Of The Navy Removal of basal plane dislocations from silicon carbide substrate surface by high temperature annealing and preserving surface morphology
EP4012079B1 (en) * 2019-08-06 2025-10-15 Kwansei Gakuin Educational Foundation Method for producing a sic substrate
CN116163014B (en) * 2022-12-30 2026-04-03 广东天域半导体股份有限公司 A method for improving the growth of planar dislocations in silicon carbide epitaxial layers

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU2001245270A1 (en) * 2000-02-15 2001-09-03 The Fox Group, Inc. Method and apparatus for growing low defect density silicon carbide and resulting material
US7018554B2 (en) * 2003-09-22 2006-03-28 Cree, Inc. Method to reduce stacking fault nucleation sites and reduce forward voltage drift in bipolar devices
US8710510B2 (en) * 2006-08-17 2014-04-29 Cree, Inc. High power insulated gate bipolar transistors
US8835987B2 (en) * 2007-02-27 2014-09-16 Cree, Inc. Insulated gate bipolar transistors including current suppressing layers
US7687825B2 (en) * 2007-09-18 2010-03-30 Cree, Inc. Insulated gate bipolar conduction transistors (IBCTS) and related methods of fabrication
US8518808B2 (en) * 2010-09-17 2013-08-27 The United States Of America, As Represented By The Secretary Of The Navy Defects annealing and impurities activation in III-nitride compound
JP5678622B2 (en) * 2010-12-03 2015-03-04 株式会社デンソー Method for producing silicon carbide single crystal
US9240476B2 (en) * 2013-03-13 2016-01-19 Cree, Inc. Field effect transistor devices with buried well regions and epitaxial layers

Non-Patent Citations (5)

* Cited by examiner, † Cited by third party
Title
JONES, K. A. ET AL.: "A Comparison of Graphite and AIN Caps Used for Anneali ng Ion-Implanted SiC", JOURNAL OF ELECTRONIC MATERIALS, vol. 31, no. 6, 2002, pages 568 - 575 *
MAHADIK, N. A. ET AL.: "Basal Plane Dislocation Mitigation using High Tempe rature Annealing in 4H-SiC Epitaxy", ECS TRANSACTIONS, vol. 58, no. 4, pages 325 - 329 *
SANCHEZ, S ET AL.: "Spontaneous direct bonding of thick silicon nitride", J. MICROMECH. MICROENG., vol. 7, 1997, pages 111 - 113, XP020069102, DOI: doi:10.1088/0960-1317/7/3/007 *
TADJER, MARKO J. ET AL.: "Nanocrystalline diamond films as UV-semitranspare nt Schottky contacts to 4H-SiC", APPLIED PHYSICS LETTERS, vol. 91, 2007, pages 163508, XP012099778, DOI: doi:10.1063/1.2800886 *
TSUCHIDA, H. ET AL.: "Growth and characterization ofthick 4H-SiC epilayers for very high voltage bipolar devices", ECS TRANSACTIONS, vol. 58, no. 3, 2012, pages 109 - 118 *

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114430781A (en) * 2019-08-06 2022-05-03 学校法人关西学院 SiC seed crystal and method for producing same, SiC ingot obtained by growing same, method for producing same, SiC wafer produced from same, SiC wafer having epitaxial film, and method for producing same
CN114430781B (en) * 2019-08-06 2024-04-30 学校法人关西学院 SiC seed crystal, SiC ingot, SiC wafer and methods for producing the same
US12247319B2 (en) 2019-08-06 2025-03-11 Kwansei Gakuin Educational Foundation Method for producing a SiC seed crystal for growth of a SiC ingot by heat-treating in a main container made of a SiC material

Also Published As

Publication number Publication date
US9129799B2 (en) 2015-09-08
US20150155166A1 (en) 2015-06-04

Similar Documents

Publication Publication Date Title
US9129799B2 (en) Elimination of basal plane dislocations in post growth silicon carbide epitaxial layers by high temperature annealing while preserving surface morphology
US8518808B2 (en) Defects annealing and impurities activation in III-nitride compound
Lin et al. A comparative study of GaN epilayers grown on sapphire and SiC substrates by plasma‐assisted molecular‐beam epitaxy
EP1807558B1 (en) Method for producing 100 mm silicon carbide wafer with low micropipe density
US9222198B2 (en) SiC single crystal wafer and process for production thereof
Lin et al. GaN grown on hydrogen plasma cleaned 6H‐SiC substrates
US7314520B2 (en) Low 1c screw dislocation 3 inch silicon carbide wafer
Storm et al. Critical issues for homoepitaxial GaN growth by molecular beam epitaxy on hydride vapor-phase epitaxy-grown GaN substrates
WO2013186749A1 (en) Method for depositing a group iii nitride semiconductor film
US10403509B2 (en) Basal plane dislocation elimination in 4H—SiC by pulsed rapid thermal annealing
CN107578985A (en) The removing surface method of gallium antimonide substrate and the class super crystal lattice material of antimonide base II
CN101724910B (en) Method for eliminating surface defects of GaN thick film material
CN114400185A (en) Method for doping n-type gallium oxide Si and n-type gallium oxide Si doped material
US10020366B2 (en) Removal of basal plane dislocations from silicon carbide substrate surface by high temperature annealing and preserving surface morphology
Koerperick et al. Optimization of MBE-grown GaSb buffer layers and surface effects of antimony stabilization flux
CN102644119B (en) Processing method of porous gallium nitride substrate and growth method of gallium nitride film
EP2978882B1 (en) Controllable oxygen concentration in semiconductor substrate
Hogan et al. Novel gyrotron beam annealing method for Mg-implanted bulk GaN
JP2011006304A (en) Nitride semiconductor substrate and production method of the same
CN103882526B (en) Direct growth is from the method for peeling GaN monocrystalline on sic substrates
Tadjer et al. Elimination of Basal Plane Dislocations in Epitaxial 4H-SiC via Multicycle Rapid Thermal Annealing
Jayaprasad et al. Radical enhanced growth of GaN on Si with the buffer layer of GaN at a low temperature of 600° C
KR101607257B1 (en) Method for processing silicon carbide substrate surface
Mahadik et al. Multi-Cycle High Temperature Rapid Thermal Annealing for Dislocation Elimination in 4H-SiC Epitaxy
Biswas Impact of annealing temperature on structural, electrical and optical properties of epitaxial GaN thin films grown on sapphire substrates by PA-MBE

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 14847308

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 14847308

Country of ref document: EP

Kind code of ref document: A1