WO2015038332A1 - Methods of forming a ferroelectric memory cell and related semiconductor device structures - Google Patents

Methods of forming a ferroelectric memory cell and related semiconductor device structures Download PDF

Info

Publication number
WO2015038332A1
WO2015038332A1 PCT/US2014/052815 US2014052815W WO2015038332A1 WO 2015038332 A1 WO2015038332 A1 WO 2015038332A1 US 2014052815 W US2014052815 W US 2014052815W WO 2015038332 A1 WO2015038332 A1 WO 2015038332A1
Authority
WO
WIPO (PCT)
Prior art keywords
hafnium
crystallographic orientation
forming
dominant
electrode
Prior art date
Application number
PCT/US2014/052815
Other languages
French (fr)
Inventor
Qian Tao
Matthew N. Rocklein
Beth R. Cook
D. V. Nirmal Ramaswamy
Original Assignee
Micron Technology, Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Micron Technology, Inc. filed Critical Micron Technology, Inc.
Priority to JP2016541993A priority Critical patent/JP6181314B2/en
Priority to EP14844328.6A priority patent/EP3044808B1/en
Priority to CN201480049629.3A priority patent/CN105556658B/en
Priority to KR1020167005827A priority patent/KR101787298B1/en
Publication of WO2015038332A1 publication Critical patent/WO2015038332A1/en

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B53/00—Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory capacitors
    • H10B53/30—Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory capacitors characterised by the memory core region
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
    • H01L28/40—Capacitors
    • H01L28/60—Electrodes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/011—Manufacture or treatment of multistable switching devices
    • H10N70/021—Formation of switching materials, e.g. deposition of layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/011—Manufacture or treatment of multistable switching devices
    • H10N70/041—Modification of switching materials after formation, e.g. doping
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/20—Multistable switching devices, e.g. memristors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/801—Constructional details of multistable switching devices
    • H10N70/841—Electrodes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/801—Constructional details of multistable switching devices
    • H10N70/881—Switching materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/801—Constructional details of multistable switching devices
    • H10N70/881—Switching materials
    • H10N70/883—Oxides or nitrides
    • H10N70/8836—Complex metal oxides, e.g. perovskites, spinels

Definitions

  • Embodiments of the disclosure relate to the field of semiconductor device design and fabrication. More specifically, embodiments of the disclosure relate to methods of forming a ferroelectric (FE) memory cell including a FE material on an electrode material, and to related semiconductor device structures.
  • FE ferroelectric
  • PZT Lead zirconate titanate
  • FERAM FE Random Access Memory
  • Hafnium silicate (HfSiO x ) is a high-k dielectric material and has been investigated as a replacement ferroelectric material for PZT.
  • Hafnium silicate is polymorphic and may form in monocline, tetragonal, cubic, or orthorhombic crystal structures, with each of the crystal structures having multiple possible crystallographic orientations, such as the (111) or (200) crystallographic orientations.
  • Hafnium silicate is conventionally formed with the (111) crystallographic orientation being the dominant formed crystallographic orientation.
  • Titanium nitride is a polymorphic material and may form many crystal structures, with each crystal structure having multiple possible crystallographic orientations, such as the (001), (002), (100), (1 10), (1 1 1), or (200) crystallographic orientations. Titanium nitride is conventionally formed in the cubic phase and has multiple crystallographic orientations, with the (200) crystallographic orientation often being the dominant formed crystallographic orientation.
  • FIG. 1 is a partial cross-sectional view of a semiconductor device structure in accordance with an embodiment of the present disclosure
  • FIG. 2 shows the crystallographic orientations of TiN formed by an Atomic
  • ALD Alignment Layer Deposition
  • SFD Sequential Flow Deposition
  • GIXRD grazing incidence x-ray diffraction
  • FIGs. 3 and 4 are micrographs showing the roughness of TiN formed by an ALD process compared to that of TiN formed by the SFD process;
  • FIG. 5 shows the crystallographic orientations of hafnium silicate, as measured by GIXRD, for a test wafer and a control wafer;
  • FIG. 6 is a Positive Up Negative Down (PUND) hysteresis conducted at 100 cycles for the test wafer and control wafer;
  • ferroelectric material may be crystallized in a desired crystallographic orientation.
  • the desired crystallographic orientation of the ferroelectric material may be achieved by fonning the electrode material at a desired crystallographic orientation, forming a hafnium-based material over the electrode material, and crystallizing the hafnium-based material to produce a ferroelectric material.
  • the electrode material may function as a template to induce formation of the desired
  • the term "substrate” means and includes a foundation material or construction upon which components, such as those within a semiconductor device structure are formed.
  • the substrate may be a semiconductor substrate, a base semiconductor material on a supporting structure, a metal electrode, or a
  • the substrate may be a conventional silicon substrate or other bulk substrate including a semiconductive material.
  • the term “bulk substrate” means and includes not only silicon wafers, but also silicon-on-insulator ("SOI") substrates, such as silicon-on-sapphire (“SOS”) substrates or silicon-on-glass (“SOG”) substrates, epitaxial layers of silicon on a base semiconductor foundation, or other semiconductor or optoelectronic materials, such as silicon-germanium (Si].
  • SOI silicon-on-insulator
  • SOS silicon-on-sapphire
  • SOOG silicon-on-glass
  • x is, for example, a mole fraction between 0.2 and 0.8
  • germanium Ge
  • GaAs gallium arsenide
  • GaN gallium nitride
  • InP indium phosphide
  • ferroelectric means and includes a material having a spontaneous electric polarization (electric dipole) that can be reversed in the presence of an electric field.
  • the term "dominant" in reference to a crystallographic orientation of a material means and includes a material exhibiting a specified crystallographic orientation at a relatively greater amount than any other crystallographic orientation.
  • a “dominant (1 11) crystallographic orientation” means the material exhibits the (1 1 1) crystallographic orientation at a greater amount than any other crystallographic orientation.
  • hafnium silicate means and includes a material including hafnium, silicon, and oxygen atoms.
  • the composition of the material may be abbreviated by “HfSiO x ,” which does not indicate the
  • hafnium aluminate means and includes a material including hafnium, aluminum, and oxygen atoms.
  • the composition of the material may be abbreviated by “HfA10 x ,” which does not indicate the stoichiometry of the hafnium, aluminum, and oxygen atoms.
  • hafnium zirconate means and includes a material including hafnium, zirconium, and oxygen atoms.
  • the composition of the material may be abbreviated by “HfZrO x ,” which does not indicate the stoichiometry of the hafnium, zirconium, and oxygen atoms.
  • the term "strontium -doped hafnium oxide” means and includes a material including hafnium, strontium, and oxygen atoms.
  • the composition of the material may be abbreviated by "HfSrO x ,” which does not indicate the stoichiometry of the hafnium, strontium, and oxygen atoms.
  • magnesium-doped hafnium oxide means and includes a material including hafnium, magnesium, and oxygen atoms.
  • the composition of the material may be abbreviated by "HfMgO x ,” which does not indicate the stoichiometry of the hafnium, magnesium, and oxygen atoms.
  • hafGdO x the composition of the material may be abbreviated by "HfGdO x ,” which does not indicate the stoichiometry of the hafnium, gadolinium, and oxygen atoms.
  • yttrium-doped hafnium oxide means and includes a material including hafnium, yttrium, and oxygen atoms.
  • the composition of the material may be abbreviated by “HfY O x ,” which does not indicate the stoichiometry of the hafnium, yttrium, and oxygen atoms.
  • FIG. 1 illustrates a semiconductor device structure 100 having a
  • the electrode 104 may be formed from a crystalline material, such as titanium nitride, having a desired dominant crystallographic orientation, such as a dominant (1 11) crystallographic orientation.
  • the electrode material may include a greater amount of the (1 11) crystallographic orientation of titanium nitride than other crystallographic orientations of titanium nitride, i.e., (001), (002), (100), (1 10), (200), (311), (331), (420), (422), or (51 1) crystallographic orientations. While examples herein describe that the electrode 104 is formed of TiN, other materials may be used as long as the material of the electrode 104 has a desired
  • the semiconductor device structure 100 may be configured as a memory cell of a FERAM.
  • the memory cells may, for example, be arrayed in a 1 transistor/ 1 capacitor (1T/1 C) configuration. However, other configurations of the memory cells may also be used. Additional acts to form a complete FERAM including the semiconductor device structure 100 of FIG. 1 may be performed by conventional fabrication techniques, which are not described in detail herein.
  • the FE material 106 may be a metal oxide material, such as a hafnium-based material, that includes a dopant.
  • the hafnium-based material is crystallized to form the FE material 106.
  • hafnium-based material is used herein to refer to the material before the material is crystallized and the term "FE material” is used to refer to the material after the material is crystallized.
  • the FE material 106 may be hafnium oxide into which the dopant is incorporated.
  • the dopant may be an element such as silicon, aluminum, zirconium, magnesium, strontium, gadolinium, yttrium, other rare earth elements, or combinations thereof.
  • ferroelectric materials include, but are not limited to, hafnium silicate (HfSiO x ), hafnium aluminate (HfA10 x ), hafnium zirconate (HfZrO x ), strontium-doped hafnium oxide (HfSrO x ), magnesium-doped hafnium oxide (HfMgO x ), gadolinium-doped hafnium oxide (HfGdO x ), yttrium-doped hafnium oxide (HfY O x ), or combinations. While hafnium oxide does not exhibit ferroelectric properties, hafnium oxide in crystalline form and including one of the
  • the above-mentioned dopants may be ferroelectric.
  • Hafnium oxide in crystalline form and including one of the above-mentioned dopants at the correct composition is ferroelectric.
  • the FE material 106 may include from 0.1 mol% to about 70 mol% of the dopant. If the FE material 106 is HfSiO x , the FE material 106 may be hafnium oxide including from about 4 mol% to about 6 mol% silicon, such as from about 4.4 mol% to about 5.6 mol% silicon. In one embodiment, the HfSiO x material includes 4.7 mol% silicon.
  • the FE material 106 may be hafnium oxide including from about 5 mol% to about 7 mol% aluminum. If the FE material 106 is HfY O x , the FE material 106 may be hafnium oxide including from about 2.5 mol% to about 5.5 mol% yttrium. If the FE material 106 is HfZrO x , the FE material 106 may be hafnium oxide including from about 40 mol% to about 70 mol% zirconium.
  • the FE material 106 of the semiconductor device structure 100 may be in a crystalline state and have a desired crystallographic orientation.
  • the another electrode 108 may be formed of titanium nitride (TiN) in a crystalline state.
  • the material of the another electrode 108 is not limited to a specific crystallographic orientation and, thus, may be formed from crystalline TiN in a (001), (002), (100), (1 10), (1 1 1), or (200) crystallographic orientation, or combinations thereof.
  • the another electrode 108 may be formed of titanium nitride having the same or a different dominant crystallographic orientation as the electrode 104. While examples herein describe that the another electrode 108 is formed of TiN, other conventional materials may be used.
  • the metal silicide material 110 may be tungsten silicide (WSi x ) or other metal silicide.
  • the metal silicide material 110 may be positioned over the another electrode 108 and the FE material 106.
  • the metal silicide material 1 10 may prevent deterioration, such as oxidation, of the another electrode 108 during fabrication of the semiconductor device structure 100.
  • the electrode 104 is formed of TiN in the
  • the FE material 106 is hafnium silicate in the dominant (200) crystallographic orientation
  • the another electrode material 106 is formed from TiN
  • the metal silicide material 110 is tungsten silicide.
  • the present disclosure describes a FE memory cell that comprises an electrode comprising titanium nitride in a dominant (111)
  • a ferroelectric material is over the electrode and another electrode material is over the ferroelectric material.
  • the electrode 104 exhibiting the desired dominant crystallographic orientation may be formed on the
  • the electrode 104 may be formed by depositing (1 1 1) crystallographic orientation titanium nitride over the substrate 102.
  • the (1 1 1) crystallographic orientation titanium nitride of the electrode 104 is formed by depositing titanium nitride by ALD, using an organometallic ALD precursor.
  • the organometallic ALD precursor may include, but is not limited to, tetrakis-dimethylamino titanium (TDMAT). However, other organometallic ALD precursors may be used.
  • ALD techniques for forming TiN are known in the art and, therefore, are not described in detail herein.
  • the electrode 104 may be formed as a continuous material, such as at a thickness ranging from about 20 A to about 200 A, from about 50 A to about 130 A, or from about 40 A to about 70 A. In one embodiment, the electrode 104 thickness is about 60 A.
  • the electrode 104 While an ALD method of forming the electrode 104 from TiN using a specific ALD precursor is described herein, other methods of forming the electrode 104 may be used, as long as the resulting electrode 104 has the desired dominant crystallographic orientation, i.e., TiN in the dominant (111)
  • the electrode 104 with the desired dominant crystallographic orientation may alternatively be formed by depositing titanium nitride using TiAIN or by depositing titanium nitride using a titanium tetrachloride (TiCU) precursor and ammonia (NH3). Process conditions for these other techniques may be selected such that the TiN of the electrode 104 is formed in the dominant (111) crystallographic orientation.
  • TiCU titanium tetrachloride
  • NH3 ammonia
  • the hafnium-based material of the FE material 106 may be formed over the electrode 104.
  • the hafnium-based material may include the hafnium oxide material with the dopant, as previously described.
  • the hafnium-based material may be formed by conventional techniques, such as sputtering, ALD, CVD, PECVD, or MOCVD, which are not described in detail herein. Since the metal oxide material is not ferroelectric as formed, the molar concentration of the dopant in the metal oxide material may be tailored to provide the metal oxide material with ferroelectric properties. The molar concentration of the dopant in the metal oxide material may be controlled by appropriately selecting the relative ratios of metal precursor, oxygen precursor, and dopant precursor used and by varying the number of cycles conducted.
  • the hafnium-based material, in its initial, as-formed state may be an amorphous material.
  • the electrode material of the another electrode 108 may be formed over the hafnium-based material of the FE material 106.
  • the electrode material of the another electrode 108 may be formed by conventional techniques, which are not described in detail herein.
  • the TiN may be formed by a conventional Sequential Flow Deposition (SFD) process using TiCU and NH3. If both the electrode 104 and the another electrode 108 are formed from TiN, the TiN of the another electrode 108 may have the same, or a different, crystallographic orientation as the electrode 104.
  • the electrode 104, the hafnium-based material of the FE material 106, and another electrode 108 may form a metal-insulator-metal (MIM) stack 112. During the formation of the another electrode 108, the hafnium-based material of the FE material 106 may remain in its amorphous state.
  • MIM metal-insulator-metal
  • the MIM stack 1 12 may be subjected to an anneal process to crystallize the hafnium-based material into its desired crystallographic orientation.
  • the annealing conditions may be determined based on the composition of the hafnium-based material and the thickness of the electrodes 104, 108.
  • the crystallization temperature of the hafnium-based material may be a function of the amount of dopant present in the hafnium-based material. At relatively higher dopant concentrations, the crystallization temperature of the hafnium-based material may be higher than the crystallization temperature of the hafnium-based material having a lower amount of the dopant.
  • the crystallization temperature of the hafnium-based material may range from about 800°C to about 1000°C.
  • the hafnium-based material may crystallize into its desired crystallographic orientation.
  • the electrode 104 is formed from (111) crystallographic orientation TiN and the hafnium-based material of the FE material 106 is formed from hafnium silicate having 4.7 mol% silicon, following the anneal, the FE material 106 has an orthorhombic crystal structure with a dominant (200) crystallographic orientation.
  • the (1 1 1) crystallographic orientation titanium nitride of the electrode 104 may provide a smooth surface that functions as a template for forming the dominant (200) crystallographic orientation of the hafnium silicate used as the FE material 106. If a material other than hafnium silicate is used as the hafnium-based material of the FE material 106, following the anneal process the FE material 106 may have an orthorhombic crystal structure. However, the resulting dominant crystallographic orientation of the FE material 106 may be a crystallographic orientation other than the (200) crystallographic orientation, depending on the hafnium-based material used. Additional process acts to form a FERAM including the semiconductor device structure 100 of the present disclosure may be performed by conventional fabrication techniques, which are not described in detail herein.
  • the present disclosure also includes a method of forming a ferroelectric memory cell.
  • the method comprises forming an electrode material exhibiting a desired dominant crystallographic orientation.
  • a hafnium-based material is formed over the electrode material and the hafnium-based material is crystallized to induce formation of a ferroelectric material having a desired crystallographic orientation.
  • the present disclosure includes another method of forming a ferroelectric memory cell.
  • the method comprises forming an electrode material comprising titanium nitride in a dominant (111) crystallographic orientation.
  • An amorphous hafnium silicate material is formed over the electrode material.
  • Another electrode material is formed over the amorphous hafnium silicate material and the amorphous hafnium silicate material is crystallized to induce formation of a dominant (200) crystallographic orientation.
  • the semiconductor device structure 100 of the present disclosure may exhibit improved cell performance.
  • the semiconductor device structure 100 where the FE material 106 has the desired crystallographic orientation on the electrode 104 having the desired dominant crystallographic orientation exhibited intrinsically improved ferroelectric properties, such as improved cycling, improved data retention, lower ferroelectric coercivity (E c ), and lower electrical field saturation.
  • the desired crystallographic orientation of the hafnium-based material of the ferroelectric material 106 may be formed.
  • the dipole mechanism of the ferroelectric material 106 may be oriented perpendicular to the electrodes 104, 108.
  • the dominant (111) crystallographic orientation of TiN is believed to be smoother than any other crystallographic orientation of TiN.
  • the dominant (111) crystallographic orientation of TiN is believed to function as a smooth template upon which the (200) crystallographic orientation of the hafnium-based material of the ferroelectric material, such as HfSiO x , may be formed.
  • the dipole of the ferroelectric material 106 is oriented perpendicular to the electrodes 104, 108.
  • the FERAM cell can be easily polarized and operated along its c axis.
  • a 150 A layer of titanium nitride was formed by a conventional Sequential Flow Deposition (SFD) process using T1CI4 and NH3.
  • Another 150 A layer of titanium nitride was formed by an ALD process using TDMAT as the ALD precursor.
  • the crystal structures and crystallographic orientation of the TiN materials was determined by grazing incidence x-ray diffraction (GIXRD) analysis.
  • the crystal structures of both TiN materials were polycrystalline cubic. However, the both materials had different crystallographic orientations. As shown in FIG.
  • the TiN formed by the ALD process had a dominant (111) crystallographic orientation with smaller peaks at the (200) and (220) crystallographic orientations, while the TiN formed by the SFD process had a dominant (200) crystallographic orientation with minor peaks at the (11 1) and (220) crystallographic orientations.
  • the (200) crystallographic orientation was parallel or near-parallel to the substrate's surface
  • the (111) crystallographic orientation was parallel or near-parallel to the substrate's surface.
  • the roughness of the two titanium nitride materials was also different.
  • the roughness of the materials was measured by conventional atomic force microscopy (AFM) techniques.
  • ALD atomic force microscopy
  • the TiN formed by the ALD process was significantly smoother than the TiN formed by the SFD process.
  • the TiN formed by the ALD process had a root-mean-square (RMS) roughness of 4.0A while the TiN formed by the SFD process had an RMS of 1 1.1 A.
  • RMS root-mean-square
  • Test wafers including TiN materials formed by different techniques were prepared.
  • the control wafer included a polysilicon substrate, a 50 A TiN material (a bottom electrode) over the substrate, a 100 A HfSiO x material over the TiN material of the bottom electrode, a 100 A TiN material (a top electrode) over the HfSiO x material, and a 600 A WSix over the TiN material of the top electrode.
  • the TiN of the bottom electrode had a dominant (200) crystallographic orientation.
  • the HfSiO x material included 4.7 mol% silicon.
  • the TiN of the bottom and top electrodes was formed by a conventional Sequential Flow Deposition (SFD) process using TiC and NH 3 .
  • SFD Sequential Flow Deposition
  • the TiN material of the bottom electrode was formed to 60 A or 125 A by an ALD process using TDM AT as the ALD precursor.
  • the sample wafer having the 125 A TiN material of the bottom electrode is referred to herein and in the drawings as wafer 5 and the 60 A TiN material of the bottom electrode is referred to herein and in the drawings as wafer 18.
  • the TiN of the bottom electrode had a dominant (111) crystallographic orientation.
  • the sample wafers included a polysilicon substrate, a 100 A HfSiO x material (including 4.7 mol% silicon) over the TiN material of the bottom electrode, a 100 A TiN material (a top electrode) over the HfSiO x material, and a 600 A WSix over the TiN material of the top electrode.
  • the 100 A TiN material of the top electrode was formed by a conventional SFD process.
  • control and sample wafers including stack 112 of material as described above were subjected to an anneal at 1000°C.
  • the HfSiOx material over the TiN material formed by the ALD process (wafer 18) exhibited an orthorhombic crystal structure and a dominant (200) crystallographic orientation, as shown in FIG. 5.
  • the HfSiOx material over the TiN material formed by the SFD process (wafer 5) exhibited a dominant (111) crystallographic orientation.
  • wafer 18 had a lower ferroelectric coercivity (E c ) of 1.6 V, compared to E c (2.8 V) of the control wafer (wafer 5).
  • E c ferroelectric coercivity
  • the lower E c implies the voltage needed to operate a device including the wafer 18 would be less than that for wafer 5, and a device including wafer 18 can be operated at lower voltage than wafer 5.
  • wafer 18 demonstrated a much healthier ferroelectric/PUND hysteresis behavior with lower E c and lower electrical field saturation.
  • FIG. 7 is a plot of median 2Pr as a function of cycle number, where Stage 1 is the initial polling state, Stage 2 is the lifetime state, and Stage 3 is the degradation state.
  • wafer 18 exhibited extended cycling before degradation compared to wafer 5 (the control wafer). Wafer 5 showed polarization fatigue at about lxl 0 5 cycles while wafer 18 showed an improvement of almost 1.5 orders of magnitude greater (3x10 6 cycles) before degradation began to occur.
  • wafer 18 had an average 2Pr plateau of about 12 uC/sq cm, which is 30% memory window/sensing margin improvement compared with wafer 5, having an average 2Pr plateau of about 9 uC/sq cm.
  • Wafer 18 also showed an improvement in initial cycling, as evidenced by the lower slope of a line (not shown) fitting the data measured during Stage 1.
  • the initial cycling (i.e., Stage 1) of wafer 18 was more stable than that of wafer 5, implying that the dipole of the FE material of wafer 18 is oriented correctly to the dipole of the electrodes and the resulting device is able to begin writing quickly.
  • wafer 5 needs additional time for the dipole of its FE material to align correctly with the dipole of its electrodes, which is indicated by the steep slope of the line in Stage 1.
  • wafer 18 exhibited improved initial cycling, a greater 2Pr, and an improved extended cycling before degradation occurred.
  • wafer 18 (having the orthorhombic HfSiO x crystal structure and a dominant (200) crystallographic orientation on the dominant (111) crystallographic orientation TiN) had intrinsically improved ferroelectric properties, such as improved 2Pr values, improved cycling, improved E c , and lower electrical field saturation, compared to the control wafer.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Semiconductor Memories (AREA)

Abstract

A method of forming a ferroelectric memory cell. The method comprises forming an electrode material exhibiting a desired dominant crystallographic orientation. A hafnium based material is formed over the electrode material and the hafnium based material is crystallized to induce formation of a ferroelectric material having a desired crystallographic orientation. Additional methods are also described, as are semiconductor device structures including the ferroelectric material.

Description

METHODS OF FORMING A FERROELECTRIC MEMORY CELL AND RELATED SEMICONDUCTOR DEVICE STRUCTURES
PRIORITY CLAIM
This application claims the benefit of the filing date of United States Patent
Application Serial Number 14/026,883, filed September 13, 2013, for "METHODS OF FORMING A FERROELECTRIC MEMORY CELL AND RELATED SEMICONDUCTOR DEVICE STRUCTURES." TECHNICAL FIELD
Embodiments of the disclosure relate to the field of semiconductor device design and fabrication. More specifically, embodiments of the disclosure relate to methods of forming a ferroelectric (FE) memory cell including a FE material on an electrode material, and to related semiconductor device structures.
BACKGROUND
Lead zirconate titanate (PZT) has been investigated as a FE material for use in non-volatile data storage, such as FE Random Access Memory (FERAM). However, PZT is not compatible with conventional semiconductor processing techniques and is not scaleable because the PZT loses its FE properties at lower thicknesses and, therefore, has integration issues.
Hafnium silicate (HfSiOx) is a high-k dielectric material and has been investigated as a replacement ferroelectric material for PZT. Hafnium silicate is polymorphic and may form in monocline, tetragonal, cubic, or orthorhombic crystal structures, with each of the crystal structures having multiple possible crystallographic orientations, such as the (111) or (200) crystallographic orientations. Hafnium silicate is conventionally formed with the (111) crystallographic orientation being the dominant formed crystallographic orientation.
Titanium nitride is a polymorphic material and may form many crystal structures, with each crystal structure having multiple possible crystallographic orientations, such as the (001), (002), (100), (1 10), (1 1 1), or (200) crystallographic orientations. Titanium nitride is conventionally formed in the cubic phase and has multiple crystallographic orientations, with the (200) crystallographic orientation often being the dominant formed crystallographic orientation.
It would be desirable to have improved methods of forming hafnium silicate or other FE materials, such that a desired crystallographic orientation of the ferroelectric material can be achieved.
BRIEF DESCRIPTION OF THE DRAWINGS FIG. 1 is a partial cross-sectional view of a semiconductor device structure in accordance with an embodiment of the present disclosure;
FIG. 2 shows the crystallographic orientations of TiN formed by an Atomic
Layer Deposition (ALD) process and TiN formed by a conventional Sequential Flow Deposition (SFD) process, as measured by grazing incidence x-ray diffraction (GIXRD);
FIGs. 3 and 4 are micrographs showing the roughness of TiN formed by an ALD process compared to that of TiN formed by the SFD process;
FIG. 5 shows the crystallographic orientations of hafnium silicate, as measured by GIXRD, for a test wafer and a control wafer;
FIG. 6 is a Positive Up Negative Down (PUND) hysteresis conducted at 100 cycles for the test wafer and control wafer; and
FIG. 7 is a plot of median 2Pr (remanent polarization, which is the sum of the magnitudes of the positive and negative polarization at E=0) as a function of cycle number for the test wafer and control wafer.
MODE(S) FOR CARRYING OUT THE INVENTION Methods of fonning a ferroelectric memory cell are disclosed, as are related semiconductor device structures including a ferroelectric material and an electrode material. The ferroelectric material may be crystallized in a desired crystallographic orientation. The desired crystallographic orientation of the ferroelectric material may be achieved by fonning the electrode material at a desired crystallographic orientation, forming a hafnium-based material over the electrode material, and crystallizing the hafnium-based material to produce a ferroelectric material. Thus, the electrode material may function as a template to induce formation of the desired
crystallographic orientation of the ferroelectric material.
The following description provides specific details, such as material types, material thicknesses, and processing conditions in order to provide a thorough description of embodiments of the disclosure. However, a person of ordinary skill in the art will understand that the embodiments of the disclosure may be practiced without employing these specific details. Indeed, the embodiments of the disclosure may be practiced in conjunction with conventional fabrication techniques employed in the industry. In addition, the description provided herein does not form a complete process flow for forming a semiconductor device structure, and each of the semiconductor device structures described below do not form a complete semiconductor device. Only those process acts and structures necessary to understand the embodiments of the disclosure are described in detail below. Additional acts to form a complete semiconductor device may be performed by conventional fabrication techniques. Also note, any drawings accompanying the present application are for illustrative purposes only, and are thus not drawn to scale. Additionally, elements common between figures may retain the same numerical designation.
As used herein, the singular forms "a," "an," and "the" are intended to include the plural fonns as well, unless the context clearly indicates otherwise.
As used herein, relational terms, such as "first," "second," "top," "bottom,"
"upper," "lower," "over," "under," etc., are used for clarity and convenience in understanding the disclosure and accompanying drawings and do not connote or depend on any specific preference, orientation, or order, except where the context clearly indicates otherwise.
As used herein, the term "substrate" means and includes a foundation material or construction upon which components, such as those within a semiconductor device structure are formed. The substrate may be a semiconductor substrate, a base semiconductor material on a supporting structure, a metal electrode, or a
semiconductor substrate having one or more materials, structures, or regions formed thereon. The substrate may be a conventional silicon substrate or other bulk substrate including a semiconductive material. As used herein, the term "bulk substrate" means and includes not only silicon wafers, but also silicon-on-insulator ("SOI") substrates, such as silicon-on-sapphire ("SOS") substrates or silicon-on-glass ("SOG") substrates, epitaxial layers of silicon on a base semiconductor foundation, or other semiconductor or optoelectronic materials, such as silicon-germanium (Si].xGex, where x is, for example, a mole fraction between 0.2 and 0.8), germanium (Ge), gallium arsenide (GaAs), gallium nitride (GaN), or indium phosphide (InP), among others.
Furthermore, when reference is made to a "substrate" in the following description, previous process stages may have been utilized to form materials, regions, or junctions in or on the base semiconductor structure or foundation.
As used herein, the term "ferroelectric" means and includes a material having a spontaneous electric polarization (electric dipole) that can be reversed in the presence of an electric field.
As used herein, the term "dominant" in reference to a crystallographic orientation of a material means and includes a material exhibiting a specified crystallographic orientation at a relatively greater amount than any other crystallographic orientation. By way of non-limiting example, a "dominant (1 11) crystallographic orientation" means the material exhibits the (1 1 1) crystallographic orientation at a greater amount than any other crystallographic orientation.
As used herein, the term "hafnium silicate" means and includes a material including hafnium, silicon, and oxygen atoms. For convenience, the composition of the material may be abbreviated by "HfSiOx," which does not indicate the
stoichiometry of the hafnium, silicon, and oxygen atoms.
As used herein, the term "hafnium aluminate" means and includes a material including hafnium, aluminum, and oxygen atoms. For convenience, the composition of the material may be abbreviated by "HfA10x," which does not indicate the stoichiometry of the hafnium, aluminum, and oxygen atoms.
As used herein, the term "hafnium zirconate" means and includes a material including hafnium, zirconium, and oxygen atoms. For convenience, the composition of the material may be abbreviated by "HfZrOx," which does not indicate the stoichiometry of the hafnium, zirconium, and oxygen atoms.
As used herein, the term "strontium -doped hafnium oxide" means and includes a material including hafnium, strontium, and oxygen atoms. For convenience, the composition of the material may be abbreviated by "HfSrOx," which does not indicate the stoichiometry of the hafnium, strontium, and oxygen atoms.
As used herein, the term "magnesium-doped hafnium oxide" means and includes a material including hafnium, magnesium, and oxygen atoms. For convenience, the composition of the material may be abbreviated by "HfMgOx," which does not indicate the stoichiometry of the hafnium, magnesium, and oxygen atoms.
As used herein, the term "gadolinium-doped hafnium oxide" means and includes a material including hafnium, gadolinium, and oxygen atoms. For convenience, the composition of the material may be abbreviated by "HfGdOx," which does not indicate the stoichiometry of the hafnium, gadolinium, and oxygen atoms.
As used herein, the term "yttrium-doped hafnium oxide" means and includes a material including hafnium, yttrium, and oxygen atoms. For convenience, the composition of the material may be abbreviated by "HfY Ox," which does not indicate the stoichiometry of the hafnium, yttrium, and oxygen atoms.
FIG. 1 illustrates a semiconductor device structure 100 having a
substrate 102, an electrode 104 over the substrate 102, a FE material 106 over the electrode 104, another electrode 108 over the FE material 106, and a metal silicide material 1 10 over the another electrode 108. The electrode 104 may be formed from a crystalline material, such as titanium nitride, having a desired dominant crystallographic orientation, such as a dominant (1 11) crystallographic orientation. Thus, if the electrode material is titanium nitride, the electrode material may include a greater amount of the (1 11) crystallographic orientation of titanium nitride than other crystallographic orientations of titanium nitride, i.e., (001), (002), (100), (1 10), (200), (311), (331), (420), (422), or (51 1) crystallographic orientations. While examples herein describe that the electrode 104 is formed of TiN, other materials may be used as long as the material of the electrode 104 has a desired
crystallographic orientation that is configured to produce the desired
crystallographic orientation of the FE material 106.
The semiconductor device structure 100 may be configured as a memory cell of a FERAM. The memory cells may, for example, be arrayed in a 1 transistor/ 1 capacitor (1T/1 C) configuration. However, other configurations of the memory cells may also be used. Additional acts to form a complete FERAM including the semiconductor device structure 100 of FIG. 1 may be performed by conventional fabrication techniques, which are not described in detail herein.
The FE material 106 may be a metal oxide material, such as a hafnium-based material, that includes a dopant. The hafnium-based material is crystallized to form the FE material 106. For simplicity and convenience, the term "hafnium-based material" is used herein to refer to the material before the material is crystallized and the term "FE material" is used to refer to the material after the material is crystallized. The FE material 106 may be hafnium oxide into which the dopant is incorporated. The dopant may be an element such as silicon, aluminum, zirconium, magnesium, strontium, gadolinium, yttrium, other rare earth elements, or combinations thereof. Examples of ferroelectric materials include, but are not limited to, hafnium silicate (HfSiOx), hafnium aluminate (HfA10x), hafnium zirconate (HfZrOx), strontium-doped hafnium oxide (HfSrOx), magnesium-doped hafnium oxide (HfMgOx), gadolinium-doped hafnium oxide (HfGdOx), yttrium-doped hafnium oxide (HfY Ox), or combinations. While hafnium oxide does not exhibit ferroelectric properties, hafnium oxide in crystalline form and including one of the
above-mentioned dopants may be ferroelectric. Hafnium oxide in crystalline form and including one of the above-mentioned dopants at the correct composition is ferroelectric. The FE material 106 may include from 0.1 mol% to about 70 mol% of the dopant. If the FE material 106 is HfSiOx, the FE material 106 may be hafnium oxide including from about 4 mol% to about 6 mol% silicon, such as from about 4.4 mol% to about 5.6 mol% silicon. In one embodiment, the HfSiOx material includes 4.7 mol% silicon. If the FE material 106 is HfA10x, the FE material 106 may be hafnium oxide including from about 5 mol% to about 7 mol% aluminum. If the FE material 106 is HfY Ox, the FE material 106 may be hafnium oxide including from about 2.5 mol% to about 5.5 mol% yttrium. If the FE material 106 is HfZrOx, the FE material 106 may be hafnium oxide including from about 40 mol% to about 70 mol% zirconium. The FE material 106 of the semiconductor device structure 100 may be in a crystalline state and have a desired crystallographic orientation.
The another electrode 108 may be formed of titanium nitride (TiN) in a crystalline state. The material of the another electrode 108 is not limited to a specific crystallographic orientation and, thus, may be formed from crystalline TiN in a (001), (002), (100), (1 10), (1 1 1), or (200) crystallographic orientation, or combinations thereof. The another electrode 108 may be formed of titanium nitride having the same or a different dominant crystallographic orientation as the electrode 104. While examples herein describe that the another electrode 108 is formed of TiN, other conventional materials may be used.
The metal silicide material 110 may be tungsten silicide (WSix) or other metal silicide. The metal silicide material 110 may be positioned over the another electrode 108 and the FE material 106. The metal silicide material 1 10 may prevent deterioration, such as oxidation, of the another electrode 108 during fabrication of the semiconductor device structure 100.
In one embodiment, the electrode 104 is formed of TiN in the
dominant (1 1 1) crystallographic orientation, the FE material 106 is hafnium silicate in the dominant (200) crystallographic orientation, the another electrode material 106 is formed from TiN, and the metal silicide material 110 is tungsten silicide.
Accordingly, the present disclosure describes a FE memory cell that comprises an electrode comprising titanium nitride in a dominant (111)
crystallographic orientation over a substrate. A ferroelectric material is over the electrode and another electrode material is over the ferroelectric material.
To form the semiconductor device structure 100, the electrode 104 exhibiting the desired dominant crystallographic orientation may be formed on the
substrate 102 by appropriately selecting the electrode material and the formation conditions. For instance, the electrode 104 may be formed by depositing (1 1 1) crystallographic orientation titanium nitride over the substrate 102. In one embodiment, the (1 1 1) crystallographic orientation titanium nitride of the electrode 104 is formed by depositing titanium nitride by ALD, using an organometallic ALD precursor. The organometallic ALD precursor may include, but is not limited to, tetrakis-dimethylamino titanium (TDMAT). However, other organometallic ALD precursors may be used. ALD techniques for forming TiN are known in the art and, therefore, are not described in detail herein. Since the organometallic ALD precursor is free of chlorine, the resulting TiN has a low chlorine content, which reduces shielding and results in uniform electric fields in the electrode 104. The electrode 104 may be formed as a continuous material, such as at a thickness ranging from about 20 A to about 200 A, from about 50 A to about 130 A, or from about 40 A to about 70 A. In one embodiment, the electrode 104 thickness is about 60 A.
While an ALD method of forming the electrode 104 from TiN using a specific ALD precursor is described herein, other methods of forming the electrode 104 may be used, as long as the resulting electrode 104 has the desired dominant crystallographic orientation, i.e., TiN in the dominant (111)
crystallographic orientation. For instance, the electrode 104 with the desired dominant crystallographic orientation may alternatively be formed by depositing titanium nitride using TiAIN or by depositing titanium nitride using a titanium tetrachloride (TiCU) precursor and ammonia (NH3). Process conditions for these other techniques may be selected such that the TiN of the electrode 104 is formed in the dominant (111) crystallographic orientation.
The hafnium-based material of the FE material 106 may be formed over the electrode 104. The hafnium-based material may include the hafnium oxide material with the dopant, as previously described. The hafnium-based material may be formed by conventional techniques, such as sputtering, ALD, CVD, PECVD, or MOCVD, which are not described in detail herein. Since the metal oxide material is not ferroelectric as formed, the molar concentration of the dopant in the metal oxide material may be tailored to provide the metal oxide material with ferroelectric properties. The molar concentration of the dopant in the metal oxide material may be controlled by appropriately selecting the relative ratios of metal precursor, oxygen precursor, and dopant precursor used and by varying the number of cycles conducted. The hafnium-based material, in its initial, as-formed state, may be an amorphous material.
The electrode material of the another electrode 108 may be formed over the hafnium-based material of the FE material 106. The electrode material of the another electrode 108 may be formed by conventional techniques, which are not described in detail herein. In one embodiment where the electrode material of the another electrode 108 is TiN, the TiN may be formed by a conventional Sequential Flow Deposition (SFD) process using TiCU and NH3. If both the electrode 104 and the another electrode 108 are formed from TiN, the TiN of the another electrode 108 may have the same, or a different, crystallographic orientation as the electrode 104. The electrode 104, the hafnium-based material of the FE material 106, and another electrode 108 may form a metal-insulator-metal (MIM) stack 112. During the formation of the another electrode 108, the hafnium-based material of the FE material 106 may remain in its amorphous state.
After forming the hafnium-based material of the FE material 106 and the another electrode 108, the MIM stack 1 12 may be subjected to an anneal process to crystallize the hafnium-based material into its desired crystallographic orientation. The annealing conditions may be determined based on the composition of the hafnium-based material and the thickness of the electrodes 104, 108. The crystallization temperature of the hafnium-based material may be a function of the amount of dopant present in the hafnium-based material. At relatively higher dopant concentrations, the crystallization temperature of the hafnium-based material may be higher than the crystallization temperature of the hafnium-based material having a lower amount of the dopant. The crystallization temperature of the hafnium-based material may range from about 800°C to about 1000°C. By appropriately forming the electrode 104 having the desired dominant crystallographic orientation and following the anneal, the hafnium-based material may crystallize into its desired crystallographic orientation. By way of example, if the electrode 104 is formed from (111) crystallographic orientation TiN and the hafnium-based material of the FE material 106 is formed from hafnium silicate having 4.7 mol% silicon, following the anneal, the FE material 106 has an orthorhombic crystal structure with a dominant (200) crystallographic orientation. The (1 1 1) crystallographic orientation titanium nitride of the electrode 104 may provide a smooth surface that functions as a template for forming the dominant (200) crystallographic orientation of the hafnium silicate used as the FE material 106. If a material other than hafnium silicate is used as the hafnium-based material of the FE material 106, following the anneal process the FE material 106 may have an orthorhombic crystal structure. However, the resulting dominant crystallographic orientation of the FE material 106 may be a crystallographic orientation other than the (200) crystallographic orientation, depending on the hafnium-based material used. Additional process acts to form a FERAM including the semiconductor device structure 100 of the present disclosure may be performed by conventional fabrication techniques, which are not described in detail herein.
Accordingly, the present disclosure also includes a method of forming a ferroelectric memory cell. The method comprises forming an electrode material exhibiting a desired dominant crystallographic orientation. A hafnium-based material is formed over the electrode material and the hafnium-based material is crystallized to induce formation of a ferroelectric material having a desired crystallographic orientation.
The present disclosure includes another method of forming a ferroelectric memory cell. The method comprises forming an electrode material comprising titanium nitride in a dominant (111) crystallographic orientation. An amorphous hafnium silicate material is formed over the electrode material. Another electrode material is formed over the amorphous hafnium silicate material and the amorphous hafnium silicate material is crystallized to induce formation of a dominant (200) crystallographic orientation.
During use and operation, the semiconductor device structure 100 of the present disclosure may exhibit improved cell performance. The semiconductor device structure 100 where the FE material 106 has the desired crystallographic orientation on the electrode 104 having the desired dominant crystallographic orientation exhibited intrinsically improved ferroelectric properties, such as improved cycling, improved data retention, lower ferroelectric coercivity (Ec), and lower electrical field saturation.
Without being bound by any theory, it is believed that by forming the electrode 104 having the desired dominant crystallographic orientation, the desired crystallographic orientation of the hafnium-based material of the ferroelectric material 106 may be formed. By forming the ferroelectric material 106 having the desired crystallographic orientation, the dipole mechanism of the ferroelectric material 106 may be oriented perpendicular to the electrodes 104, 108. For instance, the dominant (111) crystallographic orientation of TiN is believed to be smoother than any other crystallographic orientation of TiN. The dominant (111) crystallographic orientation of TiN is believed to function as a smooth template upon which the (200) crystallographic orientation of the hafnium-based material of the ferroelectric material, such as HfSiOx, may be formed. In a FERAM cell having the electrode 104 formed of the dominant (1 1 1) crystallographic orientation of TiN and the FE material 106 formed of HfSiOx in the (200) crystallographic orientation, the dipole of the ferroelectric material 106 is oriented perpendicular to the electrodes 104, 108. Thus, the FERAM cell can be easily polarized and operated along its c axis.
The following examples serve to explain embodiments of the present invention in more detail. These examples are not to be construed as being exhaustive or exclusive as to the scope of the present disclosure.
EXAMPLES
Example 1
A 150 A layer of titanium nitride was formed by a conventional Sequential Flow Deposition (SFD) process using T1CI4 and NH3. Another 150 A layer of titanium nitride was formed by an ALD process using TDMAT as the ALD precursor. The crystal structures and crystallographic orientation of the TiN materials was determined by grazing incidence x-ray diffraction (GIXRD) analysis. The crystal structures of both TiN materials were polycrystalline cubic. However, the both materials had different crystallographic orientations. As shown in FIG. 2, the TiN formed by the ALD process had a dominant (111) crystallographic orientation with smaller peaks at the (200) and (220) crystallographic orientations, while the TiN formed by the SFD process had a dominant (200) crystallographic orientation with minor peaks at the (11 1) and (220) crystallographic orientations. In the TiN formed by the SFD process, the (200) crystallographic orientation was parallel or near-parallel to the substrate's surface, while in the TiN formed by the ALD process, the (111) crystallographic orientation was parallel or near-parallel to the substrate's surface.
The roughness of the two titanium nitride materials was also different. The roughness of the materials was measured by conventional atomic force microscopy (AFM) techniques. As shown in FIGs. 3 and 4, the TiN formed by the ALD process was significantly smoother than the TiN formed by the SFD process. The TiN formed by the ALD process had a root-mean-square (RMS) roughness of 4.0A while the TiN formed by the SFD process had an RMS of 1 1.1 A. Example 2
Test wafers including TiN materials formed by different techniques were prepared. The control wafer included a polysilicon substrate, a 50 A TiN material (a bottom electrode) over the substrate, a 100 A HfSiOx material over the TiN material of the bottom electrode, a 100 A TiN material (a top electrode) over the HfSiOx material, and a 600 A WSix over the TiN material of the top electrode. The TiN of the bottom electrode had a dominant (200) crystallographic orientation. The HfSiOx material included 4.7 mol% silicon. The TiN of the bottom and top electrodes was formed by a conventional Sequential Flow Deposition (SFD) process using TiC and NH3. The control wafer is referred to herein and in the drawings as wafer 5.
In the sample wafers, the TiN material of the bottom electrode was formed to 60 A or 125 A by an ALD process using TDM AT as the ALD precursor. The sample wafer having the 125 A TiN material of the bottom electrode is referred to herein and in the drawings as wafer 5 and the 60 A TiN material of the bottom electrode is referred to herein and in the drawings as wafer 18. The TiN of the bottom electrode had a dominant (111) crystallographic orientation. The sample wafers included a polysilicon substrate, a 100 A HfSiOx material (including 4.7 mol% silicon) over the TiN material of the bottom electrode, a 100 A TiN material (a top electrode) over the HfSiOx material, and a 600 A WSix over the TiN material of the top electrode. The 100 A TiN material of the top electrode was formed by a conventional SFD process.
The control and sample wafers including stack 112 of material as described above were subjected to an anneal at 1000°C. Following the anneal, the HfSiOx material over the TiN material formed by the ALD process (wafer 18) exhibited an orthorhombic crystal structure and a dominant (200) crystallographic orientation, as shown in FIG. 5. In contrast, the HfSiOx material over the TiN material formed by the SFD process (wafer 5) exhibited a dominant (111) crystallographic orientation.
The performance of the control and sample wafers was also determined. Data retention characteristics were evaluated by a conventional Positive Up Negative Down (PUND) pulse technique at 100 cycles. As shown in FIG. 6, wafer 18 had a lower ferroelectric coercivity (Ec) of 1.6 V, compared to Ec (2.8 V) of the control wafer (wafer 5). The lower Ec implies the voltage needed to operate a device including the wafer 18 would be less than that for wafer 5, and a device including wafer 18 can be operated at lower voltage than wafer 5. Thus, wafer 18 demonstrated a much healthier ferroelectric/PUND hysteresis behavior with lower Ec and lower electrical field saturation.
FIG. 7 is a plot of median 2Pr as a function of cycle number, where Stage 1 is the initial polling state, Stage 2 is the lifetime state, and Stage 3 is the degradation state. As shown in FIG. 7, wafer 18 exhibited extended cycling before degradation compared to wafer 5 (the control wafer). Wafer 5 showed polarization fatigue at about lxl 05 cycles while wafer 18 showed an improvement of almost 1.5 orders of magnitude greater (3x106 cycles) before degradation began to occur. In addition, wafer 18 had an average 2Pr plateau of about 12 uC/sq cm, which is 30% memory window/sensing margin improvement compared with wafer 5, having an average 2Pr plateau of about 9 uC/sq cm. Wafer 18 also showed an improvement in initial cycling, as evidenced by the lower slope of a line (not shown) fitting the data measured during Stage 1. The initial cycling (i.e., Stage 1) of wafer 18 was more stable than that of wafer 5, implying that the dipole of the FE material of wafer 18 is oriented correctly to the dipole of the electrodes and the resulting device is able to begin writing quickly. In contrast, wafer 5 needs additional time for the dipole of its FE material to align correctly with the dipole of its electrodes, which is indicated by the steep slope of the line in Stage 1. Thus, wafer 18 exhibited improved initial cycling, a greater 2Pr, and an improved extended cycling before degradation occurred.
These results show that wafer 18 (having the orthorhombic HfSiOx crystal structure and a dominant (200) crystallographic orientation on the dominant (111) crystallographic orientation TiN) had intrinsically improved ferroelectric properties, such as improved 2Pr values, improved cycling, improved Ec, and lower electrical field saturation, compared to the control wafer.
While the disclosure is susceptible to various modifications and alternative forms, specific embodiments have been shown by way of example in the drawings and have been described in detail herein. However, the disclosure is not intended to be limited to the particular forms disclosed. Rather, the disclosure is to cover all modifications, equivalents, and alternatives falling within the scope of the disclosure as defined by the following appended claims and their legal equivalents.

Claims

What is claimed is: 1. A method of forming a ferroelectric memory cell, comprising:
forming an electrode material exhibiting a desired dominant crystallographic
orientation;
forming a hafnium-based material over the electrode material; and
crystallizing the hafnium-based material to induce formation of a ferroelectric material having a desired crystallographic orientation.
2. The method of claim 1 , wherein forming an electrode material exhibiting a desired dominant crystallographic orientation comprises forming crystalline titanium nitride.
3. The method of claim 1 , wherein forming an electrode material exhibiting a desired dominant crystallographic orientation comprises forming titanium nitride in a dominant (1 11) crystallographic orientation.
4. The method of claim 3, wherein forming titanium nitride in a dominant (111) crystallographic orientation comprises forming the titanium nitride in the dominant (111) crystallographic orientation using an organometallic precursor.
5. The method of claim 3, wherein forming titanium nitride in a dominant (111) crystallographic orientation comprises forming the titanium nitride in the dominant (11 1) crystallographic orientation by atomic layer deposition.
6. The method of claim 3, wherein forming titanium nitride in a dominant (1 1 1) crystallographic orientation comprises forming the titanium nitride in the dominant (1 1 1) crystallographic orientation using titanium tetrachloride and ammonia.
7. The method of claim 3, wherein crystallizing the hafnium-based material comprises forming orthorhombic hafnium silicate over the titanium nitride in the dominant (11 1) crystallographic orientation.
8. The method of claim 3, wherein crystallizing the hafnium-based material comprises forming hafnium silicate in a dominant (200) crystallographic orientation over the titanium nitride in the dominant (1 11) crystallographic orientation.
9. The method of claim 1 , wherein forming a hafnium-based material over the electrode material comprises forming an amorphous hafnium-based material over the electrode material.
10. The method of claim 1 , wherein forming a hafnium-based material over the electrode material comprises forming hafnium silicate, hafnium aluminate, hafnium zirconate, strontium-doped hafnium oxide, magnesium-doped hafnium oxide, gadolinium-doped hafnium oxide, yttrium-doped hafnium oxide, or combinations thereof over the electrode material.
11. The method of claim 1 , wherein forming a hafnium-based material over the electrode material comprises forming an amorphous hafnium silicate material over the electrode material.
12. The method of claim 1, further comprising forming another electrode material over the ferroelectric material.
13. The method of claim 1 , wherein crystallizing the hafnium-based material comprises exposing the hafnium-based material to a temperature greater than about 800°C.
14. A semiconductor device structure comprising:
an electrode comprising titanium nitride in a dominant (11 1) crystallographic
orientation over a substrate;
a ferroelectric material over the electrode; and
another electrode over the ferroelectric material.
15. The semiconductor device structure of claim 14, wherein the ferroelectric material comprises hafnium silicate, hafnium aluminate, hafnium zirconate, strontium-doped hafnium oxide, magnesium-doped hafnium oxide, gadolinium-doped hafnium oxide, yttrium-doped hafnium oxide, or combinations thereof.
16. The semiconductor device structure of claim 14, wherein the ferroelectric material comprises hafnium silicate comprising from about 4.4 mol% to about 5.6 mol% silicon.
17. The semiconductor device structure of claim 14, wherein the ferroelectric material comprises a crystalline, doped hafnium oxide material.
18. The semiconductor device structure of claim 14, wherein the ferroelectric material comprises hafnium silicate comprising a dominant (200) crystallographic orientation.
19. The semiconductor device structure of claim 14, further comprising a metal silicide material over the another electrode.
PCT/US2014/052815 2013-09-13 2014-08-27 Methods of forming a ferroelectric memory cell and related semiconductor device structures WO2015038332A1 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP2016541993A JP6181314B2 (en) 2013-09-13 2014-08-27 Method of forming a ferroelectric memory cell and associated semiconductor device structure
EP14844328.6A EP3044808B1 (en) 2013-09-13 2014-08-27 Methods of forming a ferroelectric memory cell and related semiconductor device structures
CN201480049629.3A CN105556658B (en) 2013-09-13 2014-08-27 Form the method and related semiconductor device structure of ferroelectric storage unit
KR1020167005827A KR101787298B1 (en) 2013-09-13 2014-08-27 Methods of forming a ferroelectric memory cell and related semiconductor device structures

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US14/026,883 2013-09-13
US14/026,883 US9231206B2 (en) 2013-09-13 2013-09-13 Methods of forming a ferroelectric memory cell

Publications (1)

Publication Number Publication Date
WO2015038332A1 true WO2015038332A1 (en) 2015-03-19

Family

ID=52666158

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2014/052815 WO2015038332A1 (en) 2013-09-13 2014-08-27 Methods of forming a ferroelectric memory cell and related semiconductor device structures

Country Status (7)

Country Link
US (6) US9231206B2 (en)
EP (1) EP3044808B1 (en)
JP (1) JP6181314B2 (en)
KR (1) KR101787298B1 (en)
CN (2) CN110085590A (en)
TW (1) TWI536625B (en)
WO (1) WO2015038332A1 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2021503717A (en) * 2017-11-16 2021-02-12 インターナショナル・ビジネス・マシーンズ・コーポレーションＩｎｔｅｒｎａｔｉｏｎａｌ Ｂｕｓｉｎｅｓｓ Ｍａｃｈｉｎｅｓ Ｃｏｒｐｏｒａｔｉｏｎ Hafnium oxide and zirconium oxide based ferroelectric devices with textured iridium bottom electrodes
WO2022083898A1 (en) * 2021-03-26 2022-04-28 Ferroelectric Memory Gmbh Capacitive memory structure, memory cell, electronic device, and methods thereof

Families Citing this family (40)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9231206B2 (en) * 2013-09-13 2016-01-05 Micron Technology, Inc. Methods of forming a ferroelectric memory cell
US11052175B2 (en) 2015-08-19 2021-07-06 Musculoskeletal Transplant Foundation Cartilage-derived implants and methods of making and using same
US9460770B1 (en) 2015-09-01 2016-10-04 Micron Technology, Inc. Methods of operating ferroelectric memory cells, and related ferroelectric memory cells
US11120884B2 (en) 2015-09-30 2021-09-14 Sunrise Memory Corporation Implementing logic function and generating analog signals using NOR memory strings
US10153155B2 (en) 2015-10-09 2018-12-11 University Of Florida Research Foundation, Incorporated Doped ferroelectric hafnium oxide film devices
CN105609503A (en) * 2016-01-25 2016-05-25 中国科学院微电子研究所 Memory unit, memory device and electronic equipment
US10249756B2 (en) 2016-11-29 2019-04-02 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor device including memory and logic circuit having FETs with ferroelectric layer and manufacturing methods thereof
US10923501B2 (en) 2017-02-23 2021-02-16 SK Hynix Inc. Ferroelectric memory device and method of manufacturing the same
KR20180097378A (en) * 2017-02-23 2018-08-31 에스케이하이닉스 주식회사 Ferroelectric Memory Device and Method of Manufacturing the same
US9966425B1 (en) * 2017-02-28 2018-05-08 United Microelectronics Corp. Method for fabricating a MIM capacitor
US10319426B2 (en) 2017-05-09 2019-06-11 Micron Technology, Inc. Semiconductor structures, memory cells and devices comprising ferroelectric materials, systems including same, and related methods
JP6887307B2 (en) * 2017-05-19 2021-06-16 ルネサスエレクトロニクス株式会社 Manufacturing method of semiconductor devices
CN107134487B (en) * 2017-06-06 2020-07-14 湘潭大学 Ferroelectric gate structure based on hafnium oxide and preparation process thereof
US20190057860A1 (en) * 2017-08-18 2019-02-21 Lam Research Corporation Methods for improving performance in hafnium oxide-based ferroelectric material using plasma and/or thermal treatment
JP6597740B2 (en) * 2017-08-30 2019-10-30 東京エレクトロン株式会社 Film forming method and film forming apparatus
US11107919B2 (en) * 2017-08-31 2021-08-31 Taiwan Semiconductor Manufacturing Co., Ltd. Method of manufacturing semiconductor device including ferroelectric layer having columnar-shaped crystals
DE102018105953B4 (en) 2017-10-30 2023-09-21 Taiwan Semiconductor Manufacturing Co. Ltd. SEMICONDUCTOR COMPONENT AND METHOD FOR THE PRODUCTION THEREOF
US10741678B2 (en) * 2017-10-30 2020-08-11 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor device and manufacturing method thereof
US10784362B2 (en) * 2017-10-30 2020-09-22 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor device and manufacturing method thereof
CN107910441A (en) * 2017-11-29 2018-04-13 中国地质大学（武汉） 200 orientation TiN electrodes and its application on resistive formula memory is prepared
CN111937118A (en) 2018-04-02 2020-11-13 朗姆研究公司 Capping layers of hafnium oxide based ferroelectric materials
TWI815891B (en) * 2018-06-21 2023-09-21 美商應用材料股份有限公司 Thin films and methods of depositing thin films
CN109065712A (en) * 2018-08-02 2018-12-21 中国科学院微电子研究所 Resistance-variable storing device and preparation method thereof
US20210296579A1 (en) * 2018-08-02 2021-09-23 Institute of Microelectronics, Chinese Academy of Sciences Resistive random access memory and method for preparing the same
JP7061752B2 (en) * 2018-08-31 2022-05-02 Tdk株式会社 Ferroelectric thin films, ferroelectric thin film elements, piezoelectric actuators, piezoelectric sensors, head assemblies, head stack assemblies, hard disk drives, printer heads, and inkjet printer devices.
US11349008B2 (en) 2018-09-27 2022-05-31 Taiwan Semiconductor Manufacturing Co., Ltd. Negative capacitance transistor having a multilayer ferroelectric structure or a ferroelectric layer with a gradient doping profile
KR102246261B1 (en) * 2019-02-26 2021-04-28 삼성에스디아이 주식회사 Capacitor for semicontuctor memory device and manufacturing method thereof
US10825834B1 (en) 2019-05-10 2020-11-03 Yung-Tin Chen Three-dimensional ferroelectric random-access memory (FeRAM)
US11515330B2 (en) * 2019-05-10 2022-11-29 Yung-Tin Chen Three-dimensional ferroelectric random-access memory (FeRAM)
JP2021048214A (en) 2019-09-18 2021-03-25 キオクシア株式会社 Storage device
KR20210047592A (en) 2019-10-22 2021-04-30 삼성전자주식회사 Electronic device and method of manufacturing the same
KR20210047591A (en) * 2019-10-22 2021-04-30 삼성전자주식회사 Thin film structure including dielectric material layer, method for manufacturing the same, and electronic device employing the same
CN112928116B (en) 2019-12-06 2024-03-22 财团法人工业技术研究院 Ferroelectric memory
US11515309B2 (en) 2019-12-19 2022-11-29 Sunrise Memory Corporation Process for preparing a channel region of a thin-film transistor in a 3-dimensional thin-film transistor array
KR20220004433A (en) * 2020-07-03 2022-01-11 삼성전자주식회사 Thin film structure including dielectric material layer and electronic device employing the same
CN111755447B (en) * 2020-07-13 2023-05-12 湘潭大学 High-density ferroelectric memory cell based on multiple logic states and regulation and control method thereof
CN112271255B (en) * 2020-10-23 2023-06-09 湘潭大学 Ferroelectric capacitor and memory cell and preparation method thereof
US20220367493A1 (en) * 2021-05-12 2022-11-17 Taiwan Semiconductor Manufacturing Co., Ltd. Interface film to mitigate size effect of memory device
CN113437049B (en) * 2021-06-21 2022-10-11 复旦大学 Hafnium-based ferroelectric memory and preparation method thereof
TW202310429A (en) 2021-07-16 2023-03-01 美商日升存儲公司 3-dimensional memory string array of thin-film ferroelectric transistors

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20030013587A (en) * 2001-08-08 2003-02-15 삼성전자주식회사 Ferroelectric memory device amd method of forming the same
US20040004237A1 (en) * 2002-07-03 2004-01-08 Glen Fox Method for producing crystallographically textured electrodes for textured PZT capacitors
US20080062615A1 (en) * 2006-07-07 2008-03-13 The Trustees Of The University Of Pennsylvania Ferroelectric thin films
US20090261395A1 (en) * 2008-04-21 2009-10-22 Qimonda Ag Integrated Circuit Including a Ferroelectric Memory Cell and Method of Manufacturing the Same
US20130043452A1 (en) * 2011-08-15 2013-02-21 Unity Semiconductor Corporation Structures And Methods For Facilitating Enhanced Cycling Endurance Of Memory Accesses To Re-Writable Non Volatile Two Terminal Memory Elements

Family Cites Families (41)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63301558A (en) 1987-01-28 1988-12-08 Toshiba Corp Semiconductor integrated circuit device
US5087593A (en) * 1990-12-10 1992-02-11 Ford Motor Company Preparation of titanium nitride from organometallic precursors
US5242860A (en) 1991-07-24 1993-09-07 Applied Materials, Inc. Method for the formation of tin barrier layer with preferential (111) crystallographic orientation
JP3435966B2 (en) * 1996-03-13 2003-08-11 株式会社日立製作所 Ferroelectric element and method of manufacturing the same
US5767543A (en) * 1996-09-16 1998-06-16 Motorola, Inc. Ferroelectric semiconductor device having a layered ferroelectric structure
JP3077905B1 (en) 1999-07-21 2000-08-21 パラマウントベッド株式会社 Bed with gatch function
JP2001135798A (en) * 1999-11-10 2001-05-18 Nec Corp Ferroelectrics memory and manufacturing method for the same
JP4445091B2 (en) * 2000-04-07 2010-04-07 康夫 垂井 Ferroelectric memory element
US6853535B2 (en) * 2002-07-03 2005-02-08 Ramtron International Corporation Method for producing crystallographically textured electrodes for textured PZT capacitors
JP4586956B2 (en) * 2002-12-24 2010-11-24 セイコーエプソン株式会社 Electrode film manufacturing method
JP4785180B2 (en) * 2004-09-10 2011-10-05 富士通セミコンダクター株式会社 Ferroelectric memory, multilevel data recording method, and multilevel data reading method
KR100688521B1 (en) * 2005-01-18 2007-03-02 삼성전자주식회사 Semiconductor Device comprising High-k insulating layer and Manufacturing Method for the Same
KR100718267B1 (en) * 2005-03-23 2007-05-14 삼성전자주식회사 Ferroelectric structure, Method of forming the ferroelectric structure, Semiconductor device having the ferroelectric structure and Method of manufacturing the semiconductor device
JP4831562B2 (en) * 2005-06-23 2011-12-07 富士通株式会社 Ferroelectric memory device
JP5010121B2 (en) 2005-08-17 2012-08-29 セイコーエプソン株式会社 Manufacturing method of semiconductor device
JP4778765B2 (en) * 2005-10-07 2011-09-21 富士通セミコンダクター株式会社 Semiconductor device and manufacturing method thereof
KR100655139B1 (en) * 2005-11-03 2006-12-08 주식회사 하이닉스반도체 Method for manufacturing capacitor
JP4600322B2 (en) 2006-03-14 2010-12-15 セイコーエプソン株式会社 Method for manufacturing ferroelectric memory device
JP4797717B2 (en) 2006-03-14 2011-10-19 セイコーエプソン株式会社 Ferroelectric memory device and method for manufacturing ferroelectric memory device
JP4605056B2 (en) * 2006-03-14 2011-01-05 セイコーエプソン株式会社 Method for manufacturing ferroelectric memory device
JP4124237B2 (en) * 2006-04-17 2008-07-23 セイコーエプソン株式会社 Method for manufacturing ferroelectric memory device
JP4164700B2 (en) * 2006-05-24 2008-10-15 セイコーエプソン株式会社 Ferroelectric memory and manufacturing method thereof
JP2008078390A (en) * 2006-09-21 2008-04-03 Fujitsu Ltd Semiconductor device and its manufacturing method
JP4320679B2 (en) 2007-02-19 2009-08-26 セイコーエプソン株式会社 Method for manufacturing ferroelectric memory device
KR101086789B1 (en) * 2007-03-20 2011-11-25 후지쯔 세미컨덕터 가부시키가이샤 Semiconductor device and process for producing the same
US7709359B2 (en) * 2007-09-05 2010-05-04 Qimonda Ag Integrated circuit with dielectric layer
US7960216B2 (en) * 2008-05-10 2011-06-14 Intermolecular, Inc. Confinement techniques for non-volatile resistive-switching memories
JP4647682B2 (en) * 2008-11-12 2011-03-09 パナソニック株式会社 Semiconductor device and manufacturing method thereof
JP5509419B2 (en) * 2009-07-24 2014-06-04 株式会社ユーテック Ferroelectric film, electronic component, and method for manufacturing ferroelectric film
JP5390631B2 (en) * 2009-10-27 2014-01-15 キヤノンアネルバ株式会社 Nonvolatile memory element and manufacturing method thereof
CN101789260B (en) * 2010-01-19 2013-03-20 湘潭大学 Epitaxial strain ferroelectric film for ferroelectric memory and method for regulating and controlling strain thereof
TW201128767A (en) 2010-02-09 2011-08-16 Univ Ming Chi Technology Ferroelectric memory having thermal oxide layer and manufacturing method thereof
KR101647384B1 (en) * 2010-03-16 2016-08-24 삼성전자주식회사 Semiconductor device
JP5390715B2 (en) * 2010-12-01 2014-01-15 キヤノンアネルバ株式会社 Nonvolatile memory element and manufacturing method thereof
JP5613910B2 (en) * 2011-05-17 2014-10-29 三菱マテリアル株式会社 Method for manufacturing PZT ferroelectric thin film
JP2013026554A (en) * 2011-07-25 2013-02-04 Elpida Memory Inc Manufacturing method of semiconductor device
JP5788274B2 (en) * 2011-09-14 2015-09-30 ルネサスエレクトロニクス株式会社 Resistance variable nonvolatile memory device, semiconductor device, and variable resistance nonvolatile memory device manufacturing method
JP2014053568A (en) * 2012-09-10 2014-03-20 Toshiba Corp Ferroelectric memory and method of manufacturing the same
US9053802B2 (en) * 2013-06-04 2015-06-09 Namlab Ggmbh Ferroelectric memory cell for an integrated circuit
JP6121819B2 (en) * 2013-07-04 2017-04-26 株式会社東芝 Semiconductor device and dielectric film
US9231206B2 (en) 2013-09-13 2016-01-05 Micron Technology, Inc. Methods of forming a ferroelectric memory cell

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20030013587A (en) * 2001-08-08 2003-02-15 삼성전자주식회사 Ferroelectric memory device amd method of forming the same
US20040004237A1 (en) * 2002-07-03 2004-01-08 Glen Fox Method for producing crystallographically textured electrodes for textured PZT capacitors
US20080062615A1 (en) * 2006-07-07 2008-03-13 The Trustees Of The University Of Pennsylvania Ferroelectric thin films
US20090261395A1 (en) * 2008-04-21 2009-10-22 Qimonda Ag Integrated Circuit Including a Ferroelectric Memory Cell and Method of Manufacturing the Same
US20130043452A1 (en) * 2011-08-15 2013-02-21 Unity Semiconductor Corporation Structures And Methods For Facilitating Enhanced Cycling Endurance Of Memory Accesses To Re-Writable Non Volatile Two Terminal Memory Elements

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of EP3044808A4 *

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2021503717A (en) * 2017-11-16 2021-02-12 インターナショナル・ビジネス・マシーンズ・コーポレーションＩｎｔｅｒｎａｔｉｏｎａｌ Ｂｕｓｉｎｅｓｓ Ｍａｃｈｉｎｅｓ Ｃｏｒｐｏｒａｔｉｏｎ Hafnium oxide and zirconium oxide based ferroelectric devices with textured iridium bottom electrodes
JP7177574B2 (en) 2017-11-16 2022-11-24 インターナショナル・ビジネス・マシーンズ・コーポレーション Hafnium Oxide and Zirconium Oxide Based Ferroelectric Devices with Textured Iridium Bottom Electrodes
WO2022083898A1 (en) * 2021-03-26 2022-04-28 Ferroelectric Memory Gmbh Capacitive memory structure, memory cell, electronic device, and methods thereof

Also Published As

Publication number Publication date
US20180350824A1 (en) 2018-12-06
CN110085590A (en) 2019-08-02
KR101787298B1 (en) 2017-10-18
EP3044808A4 (en) 2017-04-19
US10062703B2 (en) 2018-08-28
US20190386015A1 (en) 2019-12-19
EP3044808B1 (en) 2022-02-23
US20210313339A1 (en) 2021-10-07
US10403630B2 (en) 2019-09-03
TWI536625B (en) 2016-06-01
US9698343B2 (en) 2017-07-04
JP6181314B2 (en) 2017-08-16
TW201528570A (en) 2015-07-16
US9231206B2 (en) 2016-01-05
CN105556658A (en) 2016-05-04
EP3044808A1 (en) 2016-07-20
US20160064655A1 (en) 2016-03-03
US11043502B2 (en) 2021-06-22
KR20160041985A (en) 2016-04-18
CN105556658B (en) 2018-12-14
US20150076437A1 (en) 2015-03-19
US20170186757A1 (en) 2017-06-29
JP2016534575A (en) 2016-11-04

Similar Documents

Publication Publication Date Title
US11043502B2 (en) Semiconductor devices including ferroelectric materials
US10153155B2 (en) Doped ferroelectric hafnium oxide film devices
JP7177574B2 (en) Hafnium Oxide and Zirconium Oxide Based Ferroelectric Devices with Textured Iridium Bottom Electrodes
EP3146566B1 (en) Polar, chiral, and non-centro-symmetric ferroelectric materials, memory cells including such materials, and related devices and methods
EP4040488A1 (en) Ferroelectric device based on hafnium zirconate
US9318546B1 (en) Doped electrode for DRAM capacitor stack
US20230200078A1 (en) Ferroelectric Device

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 201480049629.3

Country of ref document: CN

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 14844328

Country of ref document: EP

Kind code of ref document: A1

REEP Request for entry into the european phase

Ref document number: 2014844328

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 2014844328

Country of ref document: EP

ENP Entry into the national phase

Ref document number: 20167005827

Country of ref document: KR

Kind code of ref document: A

ENP Entry into the national phase

Ref document number: 2016541993

Country of ref document: JP

Kind code of ref document: A

NENP Non-entry into the national phase

Ref country code: DE