WO2014204491A1 - Low loss sic mosfet - Google Patents
Low loss sic mosfet Download PDFInfo
- Publication number
- WO2014204491A1 WO2014204491A1 PCT/US2013/047145 US2013047145W WO2014204491A1 WO 2014204491 A1 WO2014204491 A1 WO 2014204491A1 US 2013047145 W US2013047145 W US 2013047145W WO 2014204491 A1 WO2014204491 A1 WO 2014204491A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- regions
- region
- layer
- substrate
- sic
- Prior art date
Links
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 claims abstract description 70
- 229910010271 silicon carbide Inorganic materials 0.000 claims abstract description 62
- 239000000758 substrate Substances 0.000 claims abstract description 48
- 238000004519 manufacturing process Methods 0.000 claims abstract description 6
- 210000000746 body region Anatomy 0.000 claims description 62
- 238000000034 method Methods 0.000 claims description 36
- 239000002019 doping agent Substances 0.000 claims description 35
- 230000008569 process Effects 0.000 claims description 27
- 239000004020 conductor Substances 0.000 claims description 11
- 230000002708 enhancing effect Effects 0.000 claims description 5
- 230000001939 inductive effect Effects 0.000 claims description 4
- 239000004065 semiconductor Substances 0.000 abstract description 10
- 230000005684 electric field Effects 0.000 abstract description 4
- 239000010410 layer Substances 0.000 description 78
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 21
- 229920005591 polysilicon Polymers 0.000 description 21
- 239000007943 implant Substances 0.000 description 20
- 235000012431 wafers Nutrition 0.000 description 15
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 12
- 230000015572 biosynthetic process Effects 0.000 description 12
- 238000005468 ion implantation Methods 0.000 description 11
- 238000012546 transfer Methods 0.000 description 9
- 230000015556 catabolic process Effects 0.000 description 8
- 238000000059 patterning Methods 0.000 description 8
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 6
- 238000002513 implantation Methods 0.000 description 6
- 229910052751 metal Inorganic materials 0.000 description 6
- 239000002184 metal Substances 0.000 description 6
- 229910052757 nitrogen Inorganic materials 0.000 description 6
- 229910052710 silicon Inorganic materials 0.000 description 6
- 239000010703 silicon Substances 0.000 description 6
- 239000007858 starting material Substances 0.000 description 6
- 238000000151 deposition Methods 0.000 description 5
- 230000000694 effects Effects 0.000 description 5
- PXHVJJICTQNCMI-UHFFFAOYSA-N nickel Substances [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 5
- 229910052782 aluminium Inorganic materials 0.000 description 4
- 230000008901 benefit Effects 0.000 description 4
- 238000013461 design Methods 0.000 description 4
- 150000002500 ions Chemical class 0.000 description 4
- 125000006850 spacer group Chemical group 0.000 description 4
- 239000011229 interlayer Substances 0.000 description 3
- 239000000463 material Substances 0.000 description 3
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 230000000903 blocking effect Effects 0.000 description 2
- 239000005380 borophosphosilicate glass Substances 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- 230000001627 detrimental effect Effects 0.000 description 2
- 238000007599 discharging Methods 0.000 description 2
- 238000005530 etching Methods 0.000 description 2
- 238000001465 metallisation Methods 0.000 description 2
- 238000012856 packing Methods 0.000 description 2
- 230000003071 parasitic effect Effects 0.000 description 2
- 238000002161 passivation Methods 0.000 description 2
- 229920002120 photoresistant polymer Polymers 0.000 description 2
- 230000009467 reduction Effects 0.000 description 2
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 1
- 229910005883 NiSi Inorganic materials 0.000 description 1
- 239000004642 Polyimide Substances 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 229910052786 argon Inorganic materials 0.000 description 1
- 229910052799 carbon Inorganic materials 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 230000000881 depressing effect Effects 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 238000009826 distribution Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000000407 epitaxy Methods 0.000 description 1
- 230000002349 favourable effect Effects 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 230000009969 flowable effect Effects 0.000 description 1
- 230000003116 impacting effect Effects 0.000 description 1
- 230000005527 interface trap Effects 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 230000001590 oxidative effect Effects 0.000 description 1
- 238000001020 plasma etching Methods 0.000 description 1
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 238000007789 sealing Methods 0.000 description 1
- 229910021332 silicide Inorganic materials 0.000 description 1
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 238000005549 size reduction Methods 0.000 description 1
- 238000003949 trap density measurement Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1095—Body region, i.e. base region, of DMOS transistors or IGBTs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System
- H01L29/1608—Silicon carbide
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42364—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the insulating layer, e.g. thickness or uniformity
- H01L29/42368—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the insulating layer, e.g. thickness or uniformity the thickness being non-uniform
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66053—Multistep manufacturing processes of devices having a semiconductor body comprising crystalline silicon carbide
- H01L29/66068—Multistep manufacturing processes of devices having a semiconductor body comprising crystalline silicon carbide the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
- H01L29/739—Transistor-type devices, i.e. able to continuously respond to applied control signals controlled by field-effect, e.g. bipolar static induction transistors [BSIT]
- H01L29/7393—Insulated gate bipolar mode transistors, i.e. IGBT; IGT; COMFET
- H01L29/7395—Vertical transistors, e.g. vertical IGBT
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7816—Lateral DMOS transistors, i.e. LDMOS transistors
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Manufacturing & Machinery (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
A Vertical Multiple Implanted Silicon Carbide Power MOSFET (VMIMOSFET) includes a first conductivity semiconductor substrate, a first conductivity semiconductor drift layer on the top of the substrate, a multitude of second conductivity layers implanted in the drift layer. The body layer is where the channel is formed. A first conductivity source layer is interspaced appropriately inside of the second conductivity layers. A gate oxide of a certain thickness and another oxide of a different thickness, a greater thickness than the gate oxide, placed in between the body layers but in such way that its shape does not distort the gate oxide in the channel. A charge compensated body layer of the second conductivity formed outside of the channel region and only at specific high electric field locations in the structure. The device and the manufacturing method deliver a power SiC MOSFET with increased frequency of operation and reduced switching losses.
Description
LOW LOSS SIC MOSFET
BACKGROUND OF THE INVENTION
Field of Invention:
The present invention relates to semiconductor devices and fabrication of semiconductor devices and more specifically to the Silicon Carbide (SiC) Power Field Effect Metal Oxide Semiconductor Transistors (Power MOSFET on SiC).
Power MOSFETs are widely used in high frequencies applications due to many inherent favorable characteristics such as high input impedance, ease of implementation of gate control circuitry, positive temperature coefficient of the On Resistance and large safe operating area.
The high frequency performance of a Power MOSFET is strongly dependent on the input capacitance of the device as illustrated in the formula describing the maximum frequency of operation, Fmax :
Fmax= gm/27i;Cin
In this equation the input capacitance, Cin, includes the gate to source capacitance Cgs and the gate to drain capacitance, Cgd. Both are important, however Cgd plays a major role as it is "amplified" during the normal regime of operation of the
MOSFET by the voltage gain of the device, known as the Miller effect. Any reduction of the gate source or the gate drain capacitances will significantly improve the switching speed, or frequency of operation.
FIG. 2 A is a depiction of the gate charge of a power MOSFET as a function of time, with the x-axis depicting time and the y-axis depicting Vgs, i.e., the gate to
source voltage. The horizontal "plateau" of the Gate Voltage versus time waveform is a measure of the charge "supplied" to the gate drain capacitance and therefore a large gate drain capacitance will translate into a large total gate charge of the Power MOSFET.
In further detail, the gate drain capacitance of a Power MOSFET consists of a "MOS capacitance" defined by the gate overlap over the drain region between the P- Wells, and the "Semiconductor" capacitance, defined by the depletion region extension in the N-layer (drift layer) between the P- Wells. The series configuration of two capacitances assumes the value closer to the value of the lower one.
Vertical Power MOSFETs on Silicon Carbide (hereinafter referred to as
SiC) have multiple benefits over the Si counter part (lower On resistance, smaller die size higher temperature of operation, higher frequency of operation).
Some of these advantages are easy to be understood as the material properties of SiC are responsible for the better performances of a SiC Vertical Power
MOSFET.
Nevertheless, lack of understanding of the tradeoffs of various parameters of power MOSFET in relationship to the layout and process design can seriously limit or degrade the electrical behavior of such a device.
For example, in order to lower the On Resistance of a power MOSFET a high packing density design would be highly desirable as the channel resistance in the case of a high voltage SiC MOSFET is a significant part of the total On Resistance. On the other hand a high packing density design approach increases the input and reverse capacitances of the MOSFET, with detrimental effect on the switching times and therefore on the frequency of operation and the total switching energy loss. That is the reason why trench MOSFETs (either on Silicon or SiC) have high input and transfer capacitances and also a very high
transconductance. It is well known to the people familiar with the field that a MOSFET is a voltage driven device and charging and discharging the input and transfer capacitances through the gate resistance (external and internal) increases the switching times as the rise and fall times are proportional to the gate resistance and the capacitances "seen" by the driving circuit. It is important to note that the
value of the transfer capacitance will be multiplied by the voltage gain (Miller effect) during the charging and discharging (and therefore switching) process; therefore, a small Crss (transfer capacitance) of a MOSFET is highly desirable.
For silicon carbide (SiC) MOSFETs, where due to material properties of SiC, the doping of the drift region of a high voltage power MOSFET made on SiC is almost 10 times higher than the doping of a Silicon made part for the same breakdown voltage, the capacitance determined by the space charge will be quite high. This difference in doping concentration increases the transfer capacitance, even though the die size of a SiC part is significantly lower than the die size of a silicon (Si) MOSFET. Adjusting down the resistivity of the drift layer in order to lower the gate drain capacitance is counter productive, since this results in an undesired sharp increase in On Resistance. It is therefore important to find alternative ways of lowering Cgd without impacting the main parameters of the device.
The determining factor in the switching speed time (and the amount of the gate charge) is the value of the transfer capacitance at low drain source bias. As one can see in FIG. 2B the value of Crss at zero volts is almost two orders of magnitude higher than its value at an increased Vds. At zero volts the transfer capacitance is dominated by the gate drain overlap area and the oxide under the gate electrode, where it reaches its maximum value.
Moreover, high input and reverse capacitances of a Power MOSFET translate into a part with high gate charge (the electrical charge required to be supplied to the gate for the device to be turned on and off). A high charge driver is larger and, therefore, limits the system size reduction.
The need to lower the capacitances of a SiC MOSFET has been already identified by people familiar with the art. For example, in patent 5,506,421 "Silicon Carbide MOSFET having self aligned gate structure", the typical misalignment errors between ion implantation masks are mitigated by the use of a "self aligned" gate process. Even so, the gate drain overlap issue is not addressed in this or in any of the other known patents or publications pertaining to SiC power MOSFETs.
Lowering the transfer capacitance of power MOSFETs made on silicon (vertical, trench or lateral) has been the objective of many researchers.
Although the switching losses of prior art SiC MOSFETs are about 10 times lower than an equivalent IGBT, when comparing the gate charge and capacitances, the IGBT is favored. (Kevin Matocha at all, " 1400 Volt, 5 mohm- cm2 SiC MOSFET for High Speed Switching, ISPSD2010. pp 365-368).
According to his measurements, the IGBT has almost half of the gate charge and device capacitances in comparison to the power SiC MOSFET described in the paper.
Reduction of the gate drain overlap capacitance in a silicon Vertical double diffused MOSFET was demonstrated in the paper "A new vertical Double Diffused MOSFET-The self aligned Terraced Gate MOSFET" published by Ueda in IEEE Transaction on Electron Devices, Vol ED 31, No 4, April 1984.
However, the breakdown voltage of the device was degraded.
In the case of trench MOSFETs, growing a thick oxide at the bottom of the trench minimizes the gate drain capacitance. FIG. 3 illustrates a UMOS trench transistor where the gate oxide at the bottom of the trench has been purposely thickened to minimize the Gate-Drain capacitance created by the polysilicon overlapping the drain.
In the case of an LDMOS transistor, in order to reduce the reverse capacitance Crss formed by the polysilicon gate overlapping the drain (outside of the channel), a thick gate oxide is formed and etched so as not to interfere with the gate oxide. The extension of the gate polysilicon sitting on that thick oxide has a significantly lower capacitance in comparison with an LDMOS transistor made with uniformly thin oxide (FIG. 4).
In each one of these cases, but more specifically in the case of the
VDMOS structure, implementing a "terraced" structure has the detrimental effect of lowering the blocking voltage of the device.
For the person familiar with the physics of semiconductors, it is apparent that the coplanar extension of the gate electrode over the drain flanked by two P- wells creates electric field conditions in the structure such that the space charge
under the gate extends between the P-wells at relatively low drain source bias and closely resembles the space charge distribution of a "planar" junction, which has the highest achievable breakdown voltage.
Adding a thick layer of oxide underneath the gate electrode of a VDMOS transistor degrades the "planarity" conditions of the space charge and creates curvatures with higher electric field and lower breakdown. The problem is even more exacerbated for SiC P-N junctions where the junctions are extremely shallow due to lack of diffusion in SiC of the implanted layers.
Thus there is a long felt need for a scheme to lower the gate drain capacitance with minimal or no impact on the other performance of the SiC Power MOSFET.
SUMMARY OF THE INVENTION
It is an object of this invention to address both the high Crss of a SiC VDMOS transistor and the lower than ideal breakdown voltage of such a structure due to low radius of curvature of body regions.
A first embodiment of the present invention is a method of reducing the gate overlap capacitance of a SiC Vertical Multiple Implanted MOSFET
(VMIMOSFET) by forming P-type wells (Body) regularly spaced in the N-type doped drift layer, placing N-type ion implanted layers (source) inside of the P- wells, depositing and patterning a thicker oxide not only in the regions outside of the P-wells but over the drift region, overlaying the P-wells with a thin oxide (gate oxide), patterning polysilicon such that it overlays the P-wells and the N-type source regions, sealing the polysilicon with an inter-layer dielectric (ILD, preferable BPSG), opening vias in the ILD layer to access the sources and the gate poly at predetermined locations, and depositing and etching a layer of metal to form the top electrodes of the Power MOSFET.
In another embodiment of the invention, a method to etch the thick oxide layer overlaying the drift region is presented such that the edges of the thick oxide have controlled and reproducible tapered slopes. This is achieved by implanting
the thick oxide with Argon, at prescribed doses and energies (dose in the range of 3E13/cm" -lE14/cm , energies in the range of 50-100KeV).
In yet another embodiment of the invention, a heavily doped P-type layer is placed inside of the Body of the Power MOSFET self aligned to the N++ source implant. This first heavily doped implant layer (UIS1- Undamped Inductive Switching 1) is offset from the N-type Ion Implanted layer (source) by a thin spacer, formed at the edge of the poly gate. Its dose and ion implantation energy are tailored in such a way that the UIS 1 P-type layer is placed underneath the "source" (N-type region inside of the P-wells) and has the role of reducing the parasitic resistance of the NPN transistor. This arrangement in turn improves the avalanche rating of the MOSFET, and therefore the undamped inductive switching performance.
In further embodiments of the present invention, the corners of the P-type junctions are counter-doped with species of the opposite sign (N-type implant species). The N-type implants are aligned to the P-well windows and the doses and the energies of the implants are such that only the corners of the P-wells are counter-doped and the channel of the transistor remains unaffected. Such implants can be done using Nitrogen, through apertures provided by photoresist patterning. This counter doping recovers the breakdown voltage normally lost with a terraced oxide.
The foregoing and other objects, features and advantages of the invention will become more readily apparent from the following detailed description of a preferred embodiment of the invention which proceeds with reference to the accompanying drawings.
BRIEF DESCRIPTION OF THE DRAWINGS FIG. 1A is a cross section of a switch mode SiC power MOSFET according to the present invention.
FIG. IB is a cross section of a SiC power MOSFET of the present invention configured for RF performance.
FIG. 2A is a typical gate change waveform of a power MOSFET.
FIG. 2B is a graph of typical power MOSFET terminal capacitances.
FIG. 3 is a cross section of a prior art UMOSFET with thick oxide at the base of the trench.
FIG. 4 is a cross section of a prior art LDMOSFET with polysilicon gate overlapping terraced oxide alongside the gate oxide.
FIG. 5 is a cross section of a prior art Vertical SiC MOSFET.
FIG. 6A is a cross-sectional view of starting material for one embodiment of the present invention and FIG. 6B is a cross-sectional view of starting material for a second embodiment.
FIGS. 7 A and 7B are cross-sectional views showing the formation of JFET regions in the starting materials of FIGS. 6 A and 6B.
FIG. 8 is a cross-sectional view showing formation of the body regions (P wells) in the JFET region of FIG. 7A.
FIG. 9A is a cross-sectional view showing counter doping of the P wells of FIG. 8.
FIG. 9B is a graph illustrating the P-well vertical doping profile in FIG. 9A in the center and at the edge of the P-well.
FIG. 10 is a cross-sectional view showing formation and patterning of a sacrificial polysilicon pattern on the substrate of FIG. 9A for source implantation.
FIG. 11 is a cross-sectional view showing source implantation in the structure of FIG. 10.
FIG. 12 is a cross-sectional view showing patterning for partial removal of the sacrificial polysilicon pattern in the structure of FIG. 11.
FIG. 13 is a cross-sectional view showing formation of side wall spacers on the remainder of the sacrificial polysilicon pattern in the structure of FIG. 12.
FIG. 14 is a cross-sectional view showing implantation of a UIS region in the body region in the structure of FIG. 13.
FIG. 15 is a cross-sectional view showing the structure of FIG. 14 after removal of the sacrificial polysilicon pattern and formation of a terrace oxide on the substrate surface between the body regions.
FIG. 16 is a cross-sectional view showing the structure of FIG. 15 after removal of the mask over the terrace oxide and the formation of gate oxide.
FIGS. 17A and 17B are cross-sectional views showing alternative embodiments of intermediate steps in the formation of the gate oxide layer in the structure of FIG. 16.
FIG. 18 is a cross-sectional view showing the structure of FIG. 16 after formation and patterning of a gate polysilicon layer over the gate oxide and terrace oxide layers.
FIG. 19 is a cross-sectional view showing the structure of FIG. 18 after formation and patterning of a dielectric layer over the gate polysilicon layer, with gate vias for metallization as shown in FIG. 1 A.
FIG. 20 is a cross-sectional view showing an alternative embodiment of the structure of FIG. 1A on a PN substrate to form an IGBT device.
DETAILED DESCRIPTION
General Description
Certain embodiments enabled herein reduce the gate drain capacitance of a SiC Power MOSFET by providing a "terrace" oxide of a significantly thicker thickness underneath the gate electrode, as illustrated in FIGS. 1 A and IB. The gate electrode may be formed of polysilicon ("poly") or any other type of gate electrode, including a metal gate, without limitation. The "placement" of the thick oxide is done is such way that the "channel oxide" remains unaffected and therefore the inversion layer in the channel is uniform over the entire length of the channel.
In one particular embodiment an oxide of a predetermined thickness is deposited across the entire wafer and then selectively removed from all areas except the regions in between the P-Body. Following this process step, the gate oxide is grown and from there on the standard process steps of a Power MOSFET process flow can be executed, such as, without limitation: Poly deposition; Poly etch; Interdielectric Layer formation; and Front metal deposition and etch.
In this way, the gate drain capacitance, mainly determined by the thickness of oxide between the poly electrode and the semiconductor, is greatly reduced and therefore the frequency of operation of a SiC MOSFET is significantly higher.
One drawback of this scheme to lower the gate drain capacitance is the fact that breakdown voltage of the device is impacted, in particular lowered, by the thickness of the oxide. To counterbalance this effect, in one embodiment a different doping, or counter doping, at the "edges" of the body region, in close proximity to the thick oxide underneath the poly, is provided, as illustrated in FIGS. 9 A and 9B. In further explanation, formation of the terraced oxide has the benefit of lowering reverse transfer capacitance Crss, equivalent to lowering the gate charge Cgd, but has the drawback of depressing the breakdown rating of the MOSFET, BVdss. The counter doping of FIGS. 9 A and 9B addresses this issue by creating a lower doping gradient at the edge of the P-Body and therefore creating a lower electric field and restoring the blocking capability.
Lower doping of the "corners'V'edges" of the body region is preferably accomplished by implanting, with the proper energy and dose, a species that creates a doping in the SiC layer of the opposite sign. In one particular non-limiting embodiment Nitrogen is implanted.
The present invention will be described in full detail, with reference to the cross sections and accompanying drawings and with emphasis on the methods to implement the main embodiments of the invention. In the cross sections and the drawings the thicknesses of various layers are not to scale but rather drawn with the intention to illustrate the scope of this invention.
It is also evident to the person familiar with this field that a real power MOSFET is constructed by repeating cells of the same layout and vertical composition of the layers as illustrated in the cross sections and drawings. The cells can be, for example, an array of stripes or a hexagonal honeycomb in plan view.
It is also apparent to the skilled person that this invention is applicable to both Power MOSFET and Power IGBTs made on SiC material.
SiC Vertical Power MOSFET Structure
A silicon carbide (SiC) vertical power MOSFET structure according to embodiments of the invention is shown in FIGS. 1A and IB. Another
embodiment, in which the same vertical power MOSFET structure is embodied in a SiC vertical IGBT, is shown in FIG. 20. Like reference numerals denote similar structures, and the same reference numerals are used in the description of the process for fabrication of the vertical power MOSFET structure.
In a preferred embodiment as shown in the drawings, the vertical power MOSFET structure includes a mono-crystalline SiC substrate 21 of a first dopant type including an upper layer 22 of the same dopant type defining a drift region extending from an upper surface of the substrate (demarcated by its interface to the gate oxide layer 28) depthwise into the substrate. In the depicted embodiments of FIGS. 1 A and IB, the first dopant type of the substrate in the drift region is N- type, in which case the second, opposite dopant type, for example, the body region 25, refers to P-type. Optionally, the first dopant type of the substrate can be P- type, in which case the opposite dopant type is N-type. For simplicity, we describe the vertical power MOSFET structure in terms of an N-type substrate having a P- type body region. In the case of the IGBT vertical power MOSFET structure of FIG. 20, the substrate further includes a bottom layer 50 of the second dopant type, P-type in the example shown, beneath the N-type substrate layers forming the drift or drain region. The P-type layer 50 can be formed using a P-type monocrystalline substrate on which the N-type layers are epitaxially deposited or by ion-implantation of P-type species into the backside of an N-type wafer.
Preferably, a JFET region 23 of the first dopant type (N-type as shown) is formed in or on an upper portion of the upper layer, enhancing a doping concentration of the drift region around and particularly between the body regions. Alternative forms of the JFET layer are shown in FIGS. 7A and 7B, as discussed below in the process description.
A pair of body regions 25 reside in the upper layer, within the JFET region 23, and adjoining the upper surface of the substrate. The body regions 25 are spaced apart about the portion of the drift region within the JFET region. The
body regions are of the second dopant type opposite the first dopant type, that is, P-type in the illustrated example. Each of the body regions has opposite lateral peripheries each forming a first PN junction with the drift region.
A pair of source regions 26 is spaced apart in each body region 25 across the upper surface of the substrate to define a source and body contact region at the surface. The source regions 26 are positioned laterally with respect to the lateral peripheries of the respective body regions to form a second PN junction spaced laterally from the first PN junction. This spacing serves to define a channel region along the upper surface between the first and second PN junctions.
A UIS region 27 of the second dopant type is positioned depth wise in the upper layer beneath the source regions and centered between them inward from the channel regions, to enhance a doping concentration of the body regions beneath the source regions without affecting gate threshold voltage.
A gate oxide layer 28 of a first thickness on the upper surface of the substrate extends over each of the channel regions. A gate conductor 32 A, 32B, typically of doped polysilicon, contacts the gate oxide layer and is coupled either to an electrode at the periphery of the substrate in the case of switch mode devices (FIG. 1 A) or directly to a metal electrode that extends along the polysilicon through a gate via in the interlayer dielectric layer 33. A source conductor 34 contacts the source regions and the body region therebetween at the upper surface of the substrate.
A terraced dielectric layer 29, typically silicon oxide, extends on the upper surface between the gate oxide layer areas 28 over the drift region Dl between the body regions. Optionally, a terraced dielectric layer can also be positioned over the drift regions D2 at the outer peripheries of the body regions adjacent the peripheries of the JFET region, that is, beneath portions of the gate contacts 32B overlying the drift regions laterally outward of the channel regions. The terraced dielectric layer has a second thickness greater than the first thickness of the gate oxide layer.
A pair of counterdoped regions 36 extend along the opposite lateral peripheries of each of the body regions. The counterdoped regions are spaced
below the channel regions and away from the source regions and have a doping concentration less than a doping concentration of the body region at the upper surface. As explained in connection with the process, the depth and doping concentrations are controlled in the implantation procedure. Regions 36 will have a net doping like that of the body region (P-type in the example) but a locally- reduced P-type doping concentration as a result of targeted implantation of N-type ions.
SiC Vertical Power MOSFET Process
As illustrated in FIGS. 6A and 6B, the Power MOSFET (or IGBT) process starts with an N+ mono-crystalline SiC substrate 21 prepared according to the state of the art technology. The preferred substrate is of the 4H polytype, but any other available polytypes may also be used. An N" SiC drift layer 22 is grown on the substrate, and the substrate together with the drift layer form the starting material for MOSFET fabrication.
Using patterned oxide or photo-resist an N+ layer (JFET layer 23) is placed at the desired depth and with a prescribed doping by ion implantation of a suitable donor species (preferably nitrogen) as shown in FIG. 7A. Alternatively, the N+ layer can be grown epitaxially on top of the N- drift layer and be part of the starting material 24 as shown in FIGS. 6 A and 7 A. If the second alternative is used then the starting material (wafers) will consist of three layers (substrate, N- drift, and N+ JFET layer). The doping of the JFET layer is about one order of magnitude higher than the doping of the drift layer. The purpose of the JFET layer 23, 24 is to reduce the resistivity in the near surface region of the MOSFET between the channels. The rest of the process description refers to the substrate with JFET region as shown in FIG. 7A but shall understood to pertain likewise to the substrate shown in FIG. 7B.
Using patterned oxide or photo-resist, the P-Body regions 25 are formed by ion implantation of a suitable acceptor species, preferably aluminum, as shown in FIG. 8. To minimize residual implant damage, all implants are preferably done at elevated wafer temperatures in the temperature range 400 °C - 1000 °C.
Retrograde doping of the P-Body regions is, in fact, preferable for ruggedness. Ion implantation naturally forms such a profile, with lighter doping of the P-Body regions at the surface of the wafers and higher (heavier) doping deeper into the SiC wafer. Vertical doping profile of a P-Body or P-Well looks similar to the outer profile illustrated in FIG. 9B.
After patterning a suitable implant mask (such as Si02), an N-type counter doping implant 36 is performed to reduce the field curvature at the edges of the p- wells as shown in FIG. 9A. The net doping and depth at the edge or periphery of the P-Body are shown in FIG. 9B, lower curve. Counter doping can be done with an energy of about 150KeV-200KeV with a dose of about 5el l/cm2 to 5el2/cm2 (Nitrogen).
By the use of patterned sacrificial oxide 40 or oxide and polysilicon bilayer 31 (FIG. 10), N++ (source) regions 26 are placed at the prescribed locations inside of the P- Wells, again by ion implantation of a suitable donor species (FIG. 11).
The patterned sandwich of oxide and polysilicon constitutes the implant mask for the N++ source regions 26. N++ implants can be done using nitrogen or other donor species. The surface doping of the N++ layer is in the range of 1 x10 cm" . This is achieved by using nitrogen implantation with an energy range of 10 - 50 keV and a dose range of 1E14 - 1E16 cm"2.
The depth of the implants and the lateral offset of the N++ regions in relationship to the physical edge of the P- Wells 25 is determined by the voltage rating of the device (i.e., for a higher voltage rating a larger offset should be used, such that the "short channel" effect is avoided).
After the N++ implant, a photoresist mask 30 is used (FIG. 12) and the interior oxide and poly implant mask stack 44 from the previous step is etched away, preferably using a wet oxide etch process. More specifically, the oxide underneath the center stack is fully undercut to lift off the poly and fully expose the center part of the P-wells between the source regions 26.
After resist strip, a relatively thin layer of oxide is deposited (preferably by
PECVD) on the wafer, with a thickness preferably in the range of 6000- 10000 A.
Reactive ion etching of this oxide layer is then done to form oxide spacers 41 on the edge faces of each of the vertical sidewalls of the oxide/poly stacks (FIG. 13).
A P++ region 27 (UIS1) is formed by ion implantation of a suitable acceptor species (such as Al or B) at a depth greater than the depth of the N++ source region 26 (FIG. 14). For people familiar with the subject it is evident that the role of the P++ layer is to reduce the current gain of the parasitic NPN transistor formed by the source, P-well and the drift layer. This P++ UIS region 27 is laterally offset inward from the outer edge of the N++ sources, and from the channel region, in proportion to the thickness of the thin spacer, and therefore has little or no effect on the surface doping of the MOSFET (and in this way the threshold voltage of the MOSFET is unaffected by this implant). The P++ UIS region 27 is offset depthwise or vertically from the source N++ region 26 by the greater projected range of the implanted species by selecting an appropriate implant energy for the P++ species (typically in the range 150 - 400 keV).
Following the ion implantation of the P++ region, wafers are immersed in an oxide etch solution and the oxide 40 underneath the polysilicon 31 is etched away, lifting off in this way the entire sheet of the "sacrificial poly." At the end of this process step, SiC wafers will be free of any layers while having a minimum of three implants inside of the semiconductor (four implants if the JFET layer is done by ion implantation and only three implanted layers if the JFET layer is done using Epitaxy).
The Ion Implanted layers are then electrically "activated" and implant lattice damage repaired using conventional SiC high temperature processing. This may include deposition of a carbon anneal cap layer to suppress step bunching followed by a suitable high temperature anneal. The anneal temperature can be done in the range 1400 - 2200 °C for times of 5 - 60 minutes.
As next seen in FIG. 15, a thick layer of oxide 29 is then deposited, densified, patterned and etched such that "islands" of thick oxide are left in between each of the P-wells. Preferably the etching of the thick oxide layer overlaying the drift region is done such that tapered slopes are left at the edge of the pattern. The sharp corners of the thick oxide are normally created during a dry
or wet etch process of any oxide and they are the origin of a number of problems in any semiconductor device.
The gate oxide layer 28 is then thermally grown on the entire surface of the wafer and properly treated to establish low interface trap densities (FIG. 16). The thickness of the gate oxide layer preferably is about 500Ά. Optionally, the gate oxide can be increased in thickness by depositing a thin polysilicon layer 28A (FIG. 17A) and thermally oxidizing that layer to form a thicker gate oxide 28B (FIG. 17B).
Following the formation of the gate oxide layer 28, a polysilicon layer 32 (approx 5000 A) is deposited on the wafer and N-type doped using either ion implantation or conventional PC13 furnace doping. The polysilicon gate conductors 32 A, 32B are patterned and etched using conventional silicon dry etch techniques (FIG. 18).
From this point on the SiC MOSFET process follows the flow chart of any power MOSFET device. The poly gate is "sealed" using an inter-layer dielectric 33, such as a flowable BPSG layer. The ILD layer is patterned and etched to create the contact vias 45 to the P-Wells and the N++ (source) regions 26 (FIG. 19).
The source contact metal 47 (preferably Ni, but any metal that will form ohmic contacts to both N+ and P+ SiC will suffice) is deposited on the wafer. In the case of Ni, a "salicide" (Self Aligned Silicide) is formed in the contacts at intermediate temperatures (450-950C) (FIG. 1).
Nickel is deposited on the backside and silicided, such that ohmic contacts are also formed on the backside of the wafers to serve as the drain contact 48 (FIGS. 1 A and IB and FIG. 20). Optionally, to protect the NiSi layer on the backside a thin oxide layer can be deposited on the backside.
Following this process step a thick Al or Al/Cu layer 34 (approximately 5 μιτι thick) is deposited on the wafer, patterned according to the design, and wet or dry etched to create the source and the gate pads.
Optionally, a passivation layer 49 (nitride, oxynitride, polyimide or combinations of the former) is deposited, patterned and etched to expose the
wirebonding pads. During the clearing of the windows in the passivation the backside oxide is also etched away. Finally, a backside metal 48 (usually Ti/Ni/Ag) is placed on the backside of the wafers to complete the process flow and finish the device.
Having described and illustrated the principles of the invention in a preferred embodiment thereof, it should be apparent that the invention can be modified in arrangement and detail without departing from such principles. We claim all modifications and variation coming within the spirit and scope of the following claims.
Claims
1. A silicon carbide (SiC) vertical power MOSFET structure, comprising:
a SiC substrate including an upper layer of a first dopant type defining a drift region extending from an upper surface of the substrate depthwise into the substrate;
a body region in the upper layer and adjoining the upper surface of the substrate, the body region being of a second dopant type opposite the first dopant type and having opposite lateral peripheries each forming a first PN junction with the drift region;
a pair of source regions spaced apart in the body region across the upper surface of the substrate to define source contact regions and positioned with respect to the lateral peripheries of the body region to form a second PN junction spaced laterally from the first PN junction and to define a pair of channel regions along the upper surface between the first and second PN junctions;
a gate oxide layer on the upper surface extending over each of the channel regions;
a gate conductor contacting the gate oxide;
a source conductor contacting the source regions and the body region therebetween; and
a pair of counterdoped regions extending along the opposite lateral peripheries of the body regions, the counterdoped regions spaced below the channel regions and away from the source regions and having a doping concentration less than a doping concentration of the body region at the upper surface.
2. The SiC power MOSFET structure of claim 1 , in which the gate oxide layer has a first thickness, the structure further including a terraced dielectric layer on the upper surface extending laterally from the gate oxide layer over the drift region, the terraced dielectric layer having a second thickness greater than the first thickness of the gate oxide layer.
3. The SiC power MOSFET structure of claim 1, including a JFET region of the first dopant type in an upper portion of the upper layer, enhancing a doping concentration of the drift region around the body region.
4. The SiC power MOSFET structure of claim 1, including an undamped inductive switching (UIS) region of the second dopant type in the upper layer spaced laterally inward from the channel regions beneath the source regions, enhancing a doping concentration of the body region beneath the source regions.
5. A silicon carbide (SiC) vertical power MOSFET structure, comprising:
a SiC substrate including an upper layer of a first dopant type defining a drift region extending from an upper surface of the substrate depthwise into the substrate;
a pair of body regions in the upper layer and adjoining the upper surface of the substrate, the body regions being spaced apart about the drift region and of a second dopant type opposite the first dopant type, each of the body regions having opposite lateral peripheries each forming a first PN junction with the drift region; a pair of source regions spaced apart in each body region across the upper surface of the substrate to define source contact regions and positioned with respect to the lateral peripheries of the body region to form a second PN junction spaced laterally from the first PN junction and to define a pair of channel regions along the upper surface between the first and second PN junctions;
gate oxide layers of a first thickness on the upper surface extending over each of the channel regions;
a gate conductor contacting the gate oxide layer;
a source conductor contacting the source regions and the body region therebetween; and
a terraced dielectric layer on the upper surface extending between each of the gate oxide layers over the drift region, the terraced dielectric layer having a second thickness greater than the first thickness of the gate oxide layers and having opposite edges that have tapered slopes.
6. The SiC power MOSFET structure of claim 5, including a pair of counterdoped regions extending along the opposite lateral peripheries of the body regions, the counterdoped regions spaced below the channel regions and away from the source regions and having a doping concentration less than a doping concentration of the body region at the upper surface.
7. The SiC power MOSFET structure of claim 5, including a JFET region of the first dopant type in an upper portion of the upper layer, enhancing a doping concentration of the drift region around the body region.
8. The SiC power MOSFET structure of claim 7, in which the JFET region encompasses the pair of body regions.
9. The SiC power MOSFET structure of claim 5, including an undamped inductive switching (UIS) region of the second dopant type in the upper layer spaced laterally inward from the channel regions beneath the source regions, enhancing a doping concentration of the body region beneath the source regions.
10. The SiC power MOSFET structure of claim 5, in which the SiC substrate includes a bottom layer of the second dopant type opposite the first dopant type such that the structure is operative as an insulated gate bipolar transistor (IGBT).
11. A process for fabrication of a silicon carbide (SiC) vertical power
MOSFET structure, the process comprising:
providing a SiC substrate including an upper layer of a first dopant type defining a drift region extending from an upper surface of the substrate depthwise into the substrate;
implanting a pair of body regions in the upper layer and adjoining the upper surface of the substrate, the body regions being spaced apart about the drift region and of a second dopant type opposite the first dopant type, each of the body regions having opposite lateral peripheries each forming a first PN junction with the drift region;
implanting a pair of source regions spaced apart in each body region across the upper surface of the substrate to define a source contact region and positioned
with respect to the lateral peripheries of the body region to form a second PN junction spaced laterally from the first PN junction and to define a channel region along the upper surface between the first and second PN junctions;
forming a gate oxide layer of a first thickness on the upper surface extending over each of the channel regions;
forming a gate conductor contacting the gate oxide layer;
forming a source conductor contacting the source regions and the body region therebetween; and
forming a terraced dielectric layer on the upper surface extending between each of the gate oxide layers over the drift region, the terraced dielectric layer having a second thickness greater than the first thickness of the gate oxide layer.
12. The SiC power MOSFET process of claim 11 , including implanting a pair of counterdoped regions along the opposite lateral peripheries of the body regions, the counterdoped regions spaced below the channel regions and away from the source regions and having a doping concentration less than a doping concentration of the body region at the upper surface.
13. The SiC power MOSFET process of claim 11 , including implanting a JFET region of the first dopant type in an upper portion of the upper layer, to enhance a doping concentration of the drift region around the body region.
14. The SiC power MOSFET process of claim 11, in which the JFET region encompasses the pair of body regions.
15. The SiC power MOSFET process of claim 11 , including implanting a UIS region of the second dopant type in the upper layer spaced laterally inward from the channel regions beneath the source regions, to enhance a doping concentration of the body region beneath the source regions.
16. The SiC power MOSFET process of claim 11, in which providing the SiC substrate includes forming a bottom layer of the second dopant type opposite the first dopant type such that the structure is operative as an insulated gate bipolar transistor (IGBT).
17. A process for fabrication of a silicon carbide (SiC) vertical power MOSFET structure, the process comprising:
providing a SiC substrate including an upper layer of a first dopant type defining a drift region extending from an upper surface of the substrate depthwise into the substrate;
implanting a body region in the upper layer and adjoining the upper surface of the substrate, the body region being of a second dopant type opposite the first dopant type and having opposite lateral peripheries each forming a first PN junction with the drift region;
implanting a pair of source regions spaced apart in the body region across the upper surface of the substrate to define a source contact region and positioned with respect to the lateral peripheries of the body region to form a second PN junction spaced laterally from the first PN junction and to define a channel region along the upper surface between the first and second PN junctions;
forming a gate oxide layer on the upper surface extending over each of the channel regions;
forming a gate conductor contacting the gate oxide;
forming a source conductor contacting the source regions and the body region therebetween; and
implanting a pair of counterdoped regions along the opposite lateral peripheries of the body regions, the counterdoped regions spaced below the channel regions and away from the source regions and having a doping concentration less than a doping concentration of the body region at the upper surface.
18. The SiC power MOSFET process of claim 17, in which the gate oxide layer has a first thickness, the process further including forming a terraced dielectric layer on the upper surface extending laterally from the gate oxide layer over the drift region, the terraced dielectric layer having a second thickness greater than the first thickness of the gate oxide layer.
19. The SiC power MOSFET process of claim 17, including implanting a JFET region of the first dopant type in an upper portion of the upper layer, to enhance a doping concentration of the drift region around the body region.
20. The SiC power MOSFET process of claim 17, including implanting a UIS region of the second dopant type in the upper layer spaced laterally inward from the channel regions beneath the source regions, to enhance a doping concentration of the body region beneath the source regions.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/US2013/047145 WO2014204491A1 (en) | 2013-06-21 | 2013-06-21 | Low loss sic mosfet |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/US2013/047145 WO2014204491A1 (en) | 2013-06-21 | 2013-06-21 | Low loss sic mosfet |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2014204491A1 true WO2014204491A1 (en) | 2014-12-24 |
Family
ID=48741585
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2013/047145 WO2014204491A1 (en) | 2013-06-21 | 2013-06-21 | Low loss sic mosfet |
Country Status (1)
Country | Link |
---|---|
WO (1) | WO2014204491A1 (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
IT201800004752A1 (en) * | 2018-04-20 | 2019-10-20 | ELECTRONIC DEVICE WITH SHORT CIRCUIT PROTECTION ELEMENT, MANUFACTURING METHOD AND DESIGN METHOD | |
CN112670344A (en) * | 2020-12-10 | 2021-04-16 | 复旦大学 | SiC MOSFET with gradually-changed channel and self-alignment process thereof |
CN113394298A (en) * | 2021-06-23 | 2021-09-14 | 电子科技大学 | LDMOS device with ultralow specific on resistance and manufacturing method thereof |
US11222782B2 (en) | 2020-01-17 | 2022-01-11 | Microchip Technology Inc. | Self-aligned implants for silicon carbide (SiC) technologies and fabrication method |
CN114361239A (en) * | 2021-12-31 | 2022-04-15 | 电子科技大学 | VDMOS device with low miller capacitance |
EP4053916A1 (en) | 2021-03-01 | 2022-09-07 | Hitachi Energy Switzerland AG | Power semiconductor device |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5468654A (en) * | 1987-08-19 | 1995-11-21 | Mitsubishi Denki Kabushiki Kaisha | Method of manufacturing an insulated gate bipolar transistor |
US5506421A (en) | 1992-11-24 | 1996-04-09 | Cree Research, Inc. | Power MOSFET in silicon carbide |
US20030201456A1 (en) * | 2002-04-26 | 2003-10-30 | Wataru Saitoh | Insulated gate semiconductor device |
US20040188755A1 (en) * | 2003-03-28 | 2004-09-30 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device and method of manufacturing the same |
JP2009032919A (en) * | 2007-07-27 | 2009-02-12 | Sumitomo Electric Ind Ltd | Oxide film field-effect transistor and manufacturing method therefor |
WO2010073991A1 (en) * | 2008-12-23 | 2010-07-01 | 三菱電機株式会社 | Semiconductor device and method for producing the same |
EP2242107A1 (en) * | 2008-02-06 | 2010-10-20 | Rohm Co., Ltd. | Semiconductor device |
US20120153303A1 (en) * | 2009-09-02 | 2012-06-21 | Panasonic Corporation | Semiconductor element and method for manufacturing same |
-
2013
- 2013-06-21 WO PCT/US2013/047145 patent/WO2014204491A1/en active Application Filing
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5468654A (en) * | 1987-08-19 | 1995-11-21 | Mitsubishi Denki Kabushiki Kaisha | Method of manufacturing an insulated gate bipolar transistor |
US5506421A (en) | 1992-11-24 | 1996-04-09 | Cree Research, Inc. | Power MOSFET in silicon carbide |
US20030201456A1 (en) * | 2002-04-26 | 2003-10-30 | Wataru Saitoh | Insulated gate semiconductor device |
US20040188755A1 (en) * | 2003-03-28 | 2004-09-30 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device and method of manufacturing the same |
JP2009032919A (en) * | 2007-07-27 | 2009-02-12 | Sumitomo Electric Ind Ltd | Oxide film field-effect transistor and manufacturing method therefor |
EP2242107A1 (en) * | 2008-02-06 | 2010-10-20 | Rohm Co., Ltd. | Semiconductor device |
WO2010073991A1 (en) * | 2008-12-23 | 2010-07-01 | 三菱電機株式会社 | Semiconductor device and method for producing the same |
US20120153303A1 (en) * | 2009-09-02 | 2012-06-21 | Panasonic Corporation | Semiconductor element and method for manufacturing same |
Non-Patent Citations (2)
Title |
---|
KEVIN MATOCHA: "1400 Volt, 5 mohm- cm2 SiC MOSFET for High Speed Switching", ISPSD2010, pages 365 - 368 |
UEDA: "A new vertical Double Diffused MOSFET-The self aligned Terraced Gate MOSFET", IEEE TRANSACTION ON ELECTRON DEVICES, vol. ED 31, no. 4, April 1984 (1984-04-01) |
Cited By (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
IT201800004752A1 (en) * | 2018-04-20 | 2019-10-20 | ELECTRONIC DEVICE WITH SHORT CIRCUIT PROTECTION ELEMENT, MANUFACTURING METHOD AND DESIGN METHOD | |
US10818593B2 (en) | 2018-04-20 | 2020-10-27 | Stmicroelectronics S.R.L. | Electronic device with short circuit protection element, fabrication method and design method |
US11469177B2 (en) | 2018-04-20 | 2022-10-11 | Stmicroelectronics S.R.L. | Electronic device with short circuit protection element, fabrication method and design method |
US11615953B2 (en) | 2020-01-17 | 2023-03-28 | Microchip Technology Inc. | Silicon carbide semiconductor device with a contact region having edges recessed from edges of the well region |
US11222782B2 (en) | 2020-01-17 | 2022-01-11 | Microchip Technology Inc. | Self-aligned implants for silicon carbide (SiC) technologies and fabrication method |
CN112670344B (en) * | 2020-12-10 | 2022-07-22 | 复旦大学 | SiC MOSFET with gradually-changed channel and self-alignment process thereof |
CN112670344A (en) * | 2020-12-10 | 2021-04-16 | 复旦大学 | SiC MOSFET with gradually-changed channel and self-alignment process thereof |
EP4053916A1 (en) | 2021-03-01 | 2022-09-07 | Hitachi Energy Switzerland AG | Power semiconductor device |
WO2022184350A1 (en) | 2021-03-01 | 2022-09-09 | Hitachi Energy Switzerland Ag | Power semiconductor device |
DE212022000153U1 (en) | 2021-03-01 | 2024-02-12 | Hitachi Energy Switzerland Ag | Power semiconductor device |
CN113394298A (en) * | 2021-06-23 | 2021-09-14 | 电子科技大学 | LDMOS device with ultralow specific on resistance and manufacturing method thereof |
CN113394298B (en) * | 2021-06-23 | 2023-06-16 | 电子科技大学 | LDMOS device with ultralow specific on-resistance and manufacturing method thereof |
CN114361239A (en) * | 2021-12-31 | 2022-04-15 | 电子科技大学 | VDMOS device with low miller capacitance |
CN114361239B (en) * | 2021-12-31 | 2024-02-27 | 电子科技大学 | VDMOS device with low Miller capacitance |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9040377B2 (en) | Low loss SiC MOSFET | |
US9985093B2 (en) | Trench-gate type semiconductor device and manufacturing method therefor | |
US7795675B2 (en) | Termination for trench MIS device | |
US9484451B2 (en) | MOSFET active area and edge termination area charge balance | |
KR100869324B1 (en) | Power semiconductor devices having laterally extending base shielding regions that inhibit base reach through and methods of forming same | |
US9159828B2 (en) | Top drain LDMOS | |
KR101215876B1 (en) | Semiconductor device having enhanced performance and method | |
US8969953B2 (en) | Method of forming a self-aligned charge balanced power DMOS | |
CN112614891A (en) | Mosfet with enhanced high frequency performance | |
US7118953B2 (en) | Process of fabricating termination region for trench MIS device | |
US7608510B2 (en) | Alignment of trench for MOS | |
US6072216A (en) | Vertical DMOS field effect transistor with conformal buried layer for reduced on-resistance | |
US9093300B2 (en) | Transistor structure having a trench drain | |
US6509608B1 (en) | Trench-gate field-effect transistors and their manufacture | |
US7446354B2 (en) | Power semiconductor device having improved performance and method | |
JP2004535067A (en) | Power MOSFET having trench gate electrode and manufacturing method thereof | |
WO2014204491A1 (en) | Low loss sic mosfet | |
JP7017733B2 (en) | Semiconductor devices and methods for manufacturing semiconductor devices | |
CN111916502B (en) | Split-gate power MOSFET device with high-doping layer and preparation method thereof | |
US8188539B2 (en) | Field-effect semiconductor device and method of forming the same | |
Xu et al. | Design of a rugged 60 V VDMOS transistor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 13733216 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 13733216 Country of ref document: EP Kind code of ref document: A1 |