WO2014200326A1 - Device and method for outputting random data - Google Patents

Device and method for outputting random data Download PDF

Info

Publication number
WO2014200326A1
WO2014200326A1 PCT/MY2014/000069 MY2014000069W WO2014200326A1 WO 2014200326 A1 WO2014200326 A1 WO 2014200326A1 MY 2014000069 W MY2014000069 W MY 2014000069W WO 2014200326 A1 WO2014200326 A1 WO 2014200326A1
Authority
WO
WIPO (PCT)
Prior art keywords
random data
pulse generator
values
generating
registers
Prior art date
Application number
PCT/MY2014/000069
Other languages
French (fr)
Inventor
Raja Mohd Fuad Tengku Aziz
Ahmad Raif Mohamed Noor Beg
Original Assignee
Mimos Berhad
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from MYPI2013700985A external-priority patent/MY183720A/en
Application filed by Mimos Berhad filed Critical Mimos Berhad
Publication of WO2014200326A1 publication Critical patent/WO2014200326A1/en

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/58Random or pseudo-random number generators
    • G06F7/588Random number generators, i.e. based on natural stochastic processes

Definitions

  • the present invention generally pertains to a random data generator and a method for generating and outputting random data, more particularly the present invention pertains to a random number generator and a method for generating and outputting random number thereof.
  • EP patent no. 171905 discloses a random number generator using the output of a true random generator to alter the behavior of a pseudorandom number generator by a mixing logic that builds a random seed for the pseudo-random number generator and comprises a generator of an alteration signal (TCI) the generation of which exploits the random instant of arrival of the bits outgoing from the true random generator.
  • TCI alteration signal
  • US patent no. 6954770 discloses a random number generator comprising an oscillator with an output signal dependent upon a random source, a sampling device to sample the output signal from the oscillator, and a fixed frequency clock driven linear feedback shift register (LFSR) to receive the sampled oscillator output, and to provide a random number at an output of the LFSR.
  • the random number generator may comprise an optional mixing function communicatively coupled to the LFSR to read and to insert the random number into an algorithm to obtain a robust random number.
  • the main objective of the present invention is to provide a device and a method for generating random data with greater degree of data unpredictability at an increased processing speed in an environment where complexity of the hardware is not compromised.
  • the hardware construction as implemented in the present invention provides multiple set of registers to generate the random numbers at an increased output speed.
  • It is an object of the present invention to provide a device for generating random data comprising at least a pulse generator, and at least a processing module, wherein the pulse generator is constructed using linear feedback shift registers, responsible for sampling data, and the processing module is responsible for determining and comparing time intervals of the successive pulses and outputting random data.
  • It is another object the present invention to provide a method for generating random data comprising the steps of selecting randomly a plurality of values, determining a fixed value, generating a pulse based on each determined fixed value, determining a time interval between each generated pulses and comparing between each determined time interval, and generating an output from the comparison.
  • the device and method for outputting random data in the present invention therefore generates and outputs random data with a greater degree of unpredictability and at an increased generation speed without compromising with the construction of the device.
  • FIG 1 illustrates the system architecture provided by the device in accordance to the present invention.
  • Figure 2 illustrates the construction of the linear feedback shift register in accordance to the present invention.
  • Figure 3 illustrates the comparison table, the representation of the output from the pulse generator varying with time, and the representation of the output from the processing varying with time in accordance with the present invention.
  • FIG. 4 illustrates the process flow of the method in accordance with the present invention.
  • the figure illustrates the system architecture provided in the device of the present invention, wherein the device is for generating random data, more particularly the random data is preferably but not limited to pseudo random number generated by a linear feedback shift register pseudo-random number generator (LFSR PRNG).
  • LFSR PRNG linear feedback shift register pseudo-random number generator
  • random number generators in particular, are well known in the art, further description and elaboration on the random data generators such as the random number generators, true random generators and pseudo random number generators will not be discussed.
  • the device (100) as claimed in the present invention is for outputting random data and comprising at least a pulse generator (1 1) for generating a plurality of values, and at least a processing module (12) for receiving the plurality of values from the pulse generator (1 1) and for outputting a random data thereof.
  • the pulse generator (11) as a preferred embodiment in the present invention is configured by a plurality set of registers, each set of registers is configured to generate a plurality of values corresponding to a seed value inputted into the pulse generator (1 1) and the plurality of values is fed into the processing module (12) for comparing time intervals and mapping time intervals via the plurality set of registers that is capable of generating and outputting random data thereof at greater speed and greater unpredictability.
  • the set of registers is preferably but not limited to linear feedback registers. It is given in the present invention in that with the construction of multiple set of registers defining the pulse generator (1 1), the output unpredictability and output speed, increased, hence providing greater performance.
  • the generation speed is increased as the plurality of values are selected and computed on a multiple set of registers, hence providing greater ability for the multiple registers to generate the random data.
  • more combination values can be realized.
  • the speed to which a match is achieved is greater, hence increasing the generation speed.
  • the unpredictability is also enhanced by the usage of multiple registers because more combinations are being used and also the match to multiple chosen values which makes guessing of probable combination as being highly impractical.
  • the pulse generator (11) in the present invention is responsible for selecting randomly a plurality of values that is generated from an input seed value into the linear feedback shift register, then the pulse generator (11) samples the selected plurality of values by determining a fixed value for the plurality of values. Output pulses are generated from the pulse generator (11) based on comparison between the plurality set of registers and multiple predetermined values.
  • the processing module (12) is responsible for determining the time interval between the generated output pulses from the pulse generator (1 1) by way of measuring the successive time between the pulses, and the processing module (12) compares the time intervals for mapping a binary value to the compared output, and thereby generating a random data output, preferably a random number.
  • the figure illustrates the construction of the linear feedback shift register in accordance to the present invention, wherein linear feedback shift registers are constructed using D-type flip flops.
  • the linear feedback shift register or the like is not limited to the construction of D-type flip flops, whereby other types of flip flops and in various logic gates connections are possible, for example T-type flip flops, JK flip flops, and etcetera.
  • Figure 3 illustrates the output comparison table in accordance to the present invention, and by way of an example to describe the preferred embodiment of the present invention, the figure further illustrates an exemplary representation of the output from the pulse generator (11 ) of Figure 1 varying with time, and the representation of the output from the processing module (12) of Figure 1 varying with time.
  • the output of the processing module (12) is dependent on the output of the pulse generator (11).
  • the output comparison table in the Figure 3 indicates a column with time value comparison, and another column indicates the corresponding mapping value.
  • “tl” refers to the time interval between the first successive pulses
  • “t2” refers to the time interval between the second successive pulses. From the representation of pulses from the output of the pulse generator (11), it is shown that the "t2" is greater than "tl", and therefore by referring to the comparison table, the shown output of the pulse generator (11) will be mapped to a value of "0". The result of the output from the pulse generator (11) after mapping according to the comparison table, is shown regenerated in the output of the processing module (12).
  • Figure 4 illustrates the process flow of the method for generating random data in accordance with the present invention and the method for generating random data is executed by the device (100) of Figure 1.
  • the method for generating random data executed by the device (100) of Figure 1 , comprising the steps of initially selecting randomly a plurality of values from the pulse generator (1 1), determining a fixed value for the selected plurality of values, generating a pulse based on each determined fixed value, determining a time interval between each generated pulses, and comparing between each determined time interval, and generating an output from the comparison.
  • the method for generating random data is preferably but not limited to pseudo random number generated by a linear feedback shift register pseudo-random number generator (LFSR PRNG).
  • LFSR PRNG linear feedback shift register pseudo-random number generator
  • the step of initially selecting randomly a plurality of values from the pulse generator (1 1) is executed by first inputting a seed value into the pulse generator (1 1), whereby the linear feedback shift registers constructed in the pulse generator (11) generates a plurality of values. The generated plurality of values is then sampled by determining a fixed value for the plurality of values. Then, the plurality of values is compared against with a plurality of predetermined values for generating corresponding output pulses based on each determined fixed value.
  • the method for generating random data then continues with measuring successive time between the generated output pulses from the pulse generator (1 1) and determining time intervals between each generated pulses.
  • the determined time intervals are compared with a time interval comparison table, and the output of the pulse generator (11) is mapped to the values determined in the comparison table.
  • the mapped output pulses provide a final output from the processing module (12), which is the generated random data, preferably the pseudo random number.
  • the pulse generator (1 1) is configured by a plurality set of registers, each set of registers is configured to generate a plurality of values corresponding to a seed value inputted into the pulse generator (11) and the plurality of values is fed into a post processing module (12), and the time intervals are compared and mapped via the plurality set of registers for generating and outputting random data thereof at greater speed and greater unpredictability.
  • the step of selecting randomly a plurality of values, determining fixed value and generating of pulse are provided by a pulse generator (11), and the steps of determining the time interval between pulses, comparing the time interval and generating an output are provided by a processing module (12).
  • the pulse generator (11) is defined by a polynomial representing the design of the linear feedback shift registers, whereby different polynomial according to the construction of the pulse generator (1 1) and different processes implemented within the circuit, generates varying stream of pulses.
  • the method for generating the random data is performed in a digital circuit with the incorporation of the pulse generator (11) and the processing module (12), and the generated random data is preferably a string of bits and then passed to an interface device for further processing and data retrieval.
  • the present invention can be implemented in small area footprint, the present invention can be implemented in a field-programmable gate array (FPGA) or in an application- specific integrated circuit (ASIC).

Abstract

The present invention generally pertains to a random data generator and a method for generating and outputting random data, more particularly the present invention pertains to a random number generator comprising at least a pulse generator (11) and at least a processing module (12), and the method comprising selecting randomly a plurality of values from the pulse generator (11), determining a fixed value for the selected plurality of values, generating a pulse based on each determined fixed value, determining a time interval between each generated pulses, and comparing between each determined time interval, and generating an output from the comparison.

Description

DEVICE AND METHOD FOR OUTPUTTING RANDOM DATA
FIELD OF THE INVENTION The present invention generally pertains to a random data generator and a method for generating and outputting random data, more particularly the present invention pertains to a random number generator and a method for generating and outputting random number thereof. BACKGROUND OF INVENTION
In various computer implemented applications these days, there is a need for generating random data with a sense of high unpredictability, high generation speed and reproducibility as in the most relevant cryptographic applications, security means, simulations or procedural generations. Such technology has ever since flourished into greater aspects of random data generation and has increased demands for greater degree of unpredictability without compromising speed and efficiency of generation.
Several prior arts divulged methods for generating random data. International patent publication no. WO2010005281 discloses a method for generating pseudo-random data whereby said method is accomplished with an additional circuit. The main embodiments of the method are the act of randomly tapping values from the output based on a plurality of registers which are connected in a linear feedback shift mode and thus providing said values for generating a single final output.
EP patent no. 171905 discloses a random number generator using the output of a true random generator to alter the behavior of a pseudorandom number generator by a mixing logic that builds a random seed for the pseudo-random number generator and comprises a generator of an alteration signal (TCI) the generation of which exploits the random instant of arrival of the bits outgoing from the true random generator.
US patent no. 6954770 discloses a random number generator comprising an oscillator with an output signal dependent upon a random source, a sampling device to sample the output signal from the oscillator, and a fixed frequency clock driven linear feedback shift register (LFSR) to receive the sampled oscillator output, and to provide a random number at an output of the LFSR. The random number generator may comprise an optional mixing function communicatively coupled to the LFSR to read and to insert the random number into an algorithm to obtain a robust random number.
The prior arts however are unable to reach a solution to provide greater degree of unpredictability with increased generation speed and with reduced device complexity. SUMMARY OF INVENTION
The main objective of the present invention is to provide a device and a method for generating random data with greater degree of data unpredictability at an increased processing speed in an environment where complexity of the hardware is not compromised. The hardware construction as implemented in the present invention provides multiple set of registers to generate the random numbers at an increased output speed.
It is an object of the present invention to provide a device for generating random data comprising at least a pulse generator, and at least a processing module, wherein the pulse generator is constructed using linear feedback shift registers, responsible for sampling data, and the processing module is responsible for determining and comparing time intervals of the successive pulses and outputting random data.
It is another object the present invention to provide a method for generating random data comprising the steps of selecting randomly a plurality of values, determining a fixed value, generating a pulse based on each determined fixed value, determining a time interval between each generated pulses and comparing between each determined time interval, and generating an output from the comparison. The device and method for outputting random data in the present invention therefore generates and outputs random data with a greater degree of unpredictability and at an increased generation speed without compromising with the construction of the device. 9
- 3 -
BRIEF DESCRIPTION OF DRAWINGS
Figure 1 illustrates the system architecture provided by the device in accordance to the present invention.
Figure 2 illustrates the construction of the linear feedback shift register in accordance to the present invention.
Figure 3 illustrates the comparison table, the representation of the output from the pulse generator varying with time, and the representation of the output from the processing varying with time in accordance with the present invention.
Figure 4 illustrates the process flow of the method in accordance with the present invention.
DETAILED DESCRIPTION OF EMBODIMENTS
Described below are preferred embodiments of the present invention with reference to the accompanying drawings. Each of the following preferred embodiments describes an example not limiting in any aspect.
Referring to Figure 1, the figure illustrates the system architecture provided in the device of the present invention, wherein the device is for generating random data, more particularly the random data is preferably but not limited to pseudo random number generated by a linear feedback shift register pseudo-random number generator (LFSR PRNG).
As the random data generators, random number generators in particular, are well known in the art, further description and elaboration on the random data generators such as the random number generators, true random generators and pseudo random number generators will not be discussed.
The device (100) as claimed in the present invention is for outputting random data and comprising at least a pulse generator (1 1) for generating a plurality of values, and at least a processing module (12) for receiving the plurality of values from the pulse generator (1 1) and for outputting a random data thereof.
The pulse generator (11) as a preferred embodiment in the present invention is configured by a plurality set of registers, each set of registers is configured to generate a plurality of values corresponding to a seed value inputted into the pulse generator (1 1) and the plurality of values is fed into the processing module (12) for comparing time intervals and mapping time intervals via the plurality set of registers that is capable of generating and outputting random data thereof at greater speed and greater unpredictability.
The set of registers is preferably but not limited to linear feedback registers. It is given in the present invention in that with the construction of multiple set of registers defining the pulse generator (1 1), the output unpredictability and output speed, increased, hence providing greater performance.
The generation speed is increased as the plurality of values are selected and computed on a multiple set of registers, hence providing greater ability for the multiple registers to generate the random data. In other words, by providing multiple sets of registers, more combination values can be realized. When a comparison is performed via multiple of these registers with multiple chosen values, the speed to which a match is achieved is greater, hence increasing the generation speed. Not only the speed is increased but also the unpredictability is also enhanced by the usage of multiple registers because more combinations are being used and also the match to multiple chosen values which makes guessing of probable combination as being highly impractical.
The pulse generator (11) in the present invention is responsible for selecting randomly a plurality of values that is generated from an input seed value into the linear feedback shift register, then the pulse generator (11) samples the selected plurality of values by determining a fixed value for the plurality of values. Output pulses are generated from the pulse generator (11) based on comparison between the plurality set of registers and multiple predetermined values. The processing module (12) is responsible for determining the time interval between the generated output pulses from the pulse generator (1 1) by way of measuring the successive time between the pulses, and the processing module (12) compares the time intervals for mapping a binary value to the compared output, and thereby generating a random data output, preferably a random number.
Referring to Figure 2, the figure illustrates the construction of the linear feedback shift register in accordance to the present invention, wherein linear feedback shift registers are constructed using D-type flip flops. It will be appreciated by a person skilled in the art that the linear feedback shift register or the like is not limited to the construction of D-type flip flops, whereby other types of flip flops and in various logic gates connections are possible, for example T-type flip flops, JK flip flops, and etcetera.
Referring to Figure 1 and 3, Figure 3 illustrates the output comparison table in accordance to the present invention, and by way of an example to describe the preferred embodiment of the present invention, the figure further illustrates an exemplary representation of the output from the pulse generator (11 ) of Figure 1 varying with time, and the representation of the output from the processing module (12) of Figure 1 varying with time. The output of the processing module (12) is dependent on the output of the pulse generator (11).
The output comparison table in the Figure 3 indicates a column with time value comparison, and another column indicates the corresponding mapping value. As shown in the table, "tl" refers to the time interval between the first successive pulses and "t2" refers to the time interval between the second successive pulses. From the representation of pulses from the output of the pulse generator (11), it is shown that the "t2" is greater than "tl", and therefore by referring to the comparison table, the shown output of the pulse generator (11) will be mapped to a value of "0". The result of the output from the pulse generator (11) after mapping according to the comparison table, is shown regenerated in the output of the processing module (12).
Referring to Figure 1 and Figure 4, Figure 4 illustrates the process flow of the method for generating random data in accordance with the present invention and the method for generating random data is executed by the device (100) of Figure 1. The method for generating random data executed by the device (100) of Figure 1 , comprising the steps of initially selecting randomly a plurality of values from the pulse generator (1 1), determining a fixed value for the selected plurality of values, generating a pulse based on each determined fixed value, determining a time interval between each generated pulses, and comparing between each determined time interval, and generating an output from the comparison.
The method for generating random data is preferably but not limited to pseudo random number generated by a linear feedback shift register pseudo-random number generator (LFSR PRNG). As the random data generators, random number generators in particular, are well known in the art, further description and elaboration on the random data generators such as the random number generators, true random generators and pseudo random number generators will not be discussed. In the present invention, the step of initially selecting randomly a plurality of values from the pulse generator (1 1) is executed by first inputting a seed value into the pulse generator (1 1), whereby the linear feedback shift registers constructed in the pulse generator (11) generates a plurality of values. The generated plurality of values is then sampled by determining a fixed value for the plurality of values. Then, the plurality of values is compared against with a plurality of predetermined values for generating corresponding output pulses based on each determined fixed value.
The method for generating random data then continues with measuring successive time between the generated output pulses from the pulse generator (1 1) and determining time intervals between each generated pulses. The determined time intervals are compared with a time interval comparison table, and the output of the pulse generator (11) is mapped to the values determined in the comparison table.
The mapped output pulses provide a final output from the processing module (12), which is the generated random data, preferably the pseudo random number.
The pulse generator (1 1) is configured by a plurality set of registers, each set of registers is configured to generate a plurality of values corresponding to a seed value inputted into the pulse generator (11) and the plurality of values is fed into a post processing module (12), and the time intervals are compared and mapped via the plurality set of registers for generating and outputting random data thereof at greater speed and greater unpredictability. The step of selecting randomly a plurality of values, determining fixed value and generating of pulse are provided by a pulse generator (11), and the steps of determining the time interval between pulses, comparing the time interval and generating an output are provided by a processing module (12). The pulse generator (11) is defined by a polynomial representing the design of the linear feedback shift registers, whereby different polynomial according to the construction of the pulse generator (1 1) and different processes implemented within the circuit, generates varying stream of pulses. The method for generating the random data is performed in a digital circuit with the incorporation of the pulse generator (11) and the processing module (12), and the generated random data is preferably a string of bits and then passed to an interface device for further processing and data retrieval. As the present invention can be implemented in small area footprint, the present invention can be implemented in a field-programmable gate array (FPGA) or in an application- specific integrated circuit (ASIC).
In as much as the present invention is subject to many variations, modifications and changes in detail, it is intended that all matter contained in the foregoing description or shown in the accompanying drawings shall be interpreted as illustrative and not in a limiting sense.

Claims

1. A device ( 100) for outputting random data comprising:
at least a pulse generator (1 1) for generating a plurality of values; and at least a processing module (12) for receiving the plurality of values from the pulse generator (1 1) and for outputting a random data thereof;
characterized in that the pulse generator (11) is configured by a plurality set of registers, each set of registers is configured to generate the plurality of values corresponding to a seed value inputted into the pulse generator (1 1) and the plurality of values is fed into the processing module (12) for comparing time intervals and mapping time intervals via the plurality set of registers that is capable of generating and outputting random data thereof at greater speed and greater unpredictability.
2. A device (100) for outputting random data according to claim 1 , wherein the plurality set of registers increases the random number generation speed.
3. A method for outputting random data via the device (100) of claim 1, the method characterized by the steps of:
inputting at least a seed value into at least a pulse generator (1 1); selecting randomly a plurality of values from the pulse generator (1 1);
determining a fixed value for the selected plurality of values; generating a pulse based on each determined fixed value;
determining time intervals between each generated pulses, comparing the time intervals with a predetermined rule, and mapping each determined time intervals to a corresponding value; and
generating an output from the mapped values;
wherein, the pulse generator (11) is configured by a plurality set of registers, each set of registers is configured to generate a plurality of values corresponding to a seed value inputted into the pulse generator (11) and the plurality of values is fed into at least a processing module (12), and the time intervals are compared and mapped via the plurality set of registers for generating and outputting random data thereof at greater speed and greater unpredictability.
4. A method for outputting random data according to claim 3, wherein the pulse generator (11) is constructed using linear feedback shift registers.
5. A method for outputting random data according to claim 3, wherein the pulse generator (1 1) is defined by a polynomial.
6. A method for outputting random data according to claim 5, wherein different polynomial and different processes involved generates different stream of pulses.
7. A method for outputting random data according to claim 3, wherein the steps of selecting randomly a plurality of values, determining fixed value and generating the pulse are provided by the pulse generator (11).
8. A method for outputting random data according to claim 3, wherein the steps of determining the time intervals between pulses, comparing the time intervals, mapping each determined time intervals and generating an output are provided by the processing module (12).
9. A method for outputting random data according to claim 3, wherein the output generated upon completion of the comparison step is a string of bits.
10. A method for outputting random data according to claim 3, wherein the plurality set of registers increases the random number generation speed.
PCT/MY2014/000069 2013-06-11 2014-04-23 Device and method for outputting random data WO2014200326A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
MYPI2013700985 2013-06-11
MYPI2013700985A MY183720A (en) 2012-09-14 2013-06-11 Device and method for outputting random data

Publications (1)

Publication Number Publication Date
WO2014200326A1 true WO2014200326A1 (en) 2014-12-18

Family

ID=50979848

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/MY2014/000069 WO2014200326A1 (en) 2013-06-11 2014-04-23 Device and method for outputting random data

Country Status (1)

Country Link
WO (1) WO2014200326A1 (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0171905A1 (en) 1984-08-16 1986-02-19 Fuchs Systems Inc. Liquid cooled cover for electric arc furnace
EP1544726A1 (en) * 2002-08-14 2005-06-22 Institute For Advanced Studies Co., Ltd. Random number generator and random number generation method
US6954770B1 (en) 2001-08-23 2005-10-11 Cavium Networks Random number generator
WO2010005281A2 (en) 2008-07-10 2010-01-14 Mimos Berhad Method for generating pseudo-random data

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0171905A1 (en) 1984-08-16 1986-02-19 Fuchs Systems Inc. Liquid cooled cover for electric arc furnace
US6954770B1 (en) 2001-08-23 2005-10-11 Cavium Networks Random number generator
EP1544726A1 (en) * 2002-08-14 2005-06-22 Institute For Advanced Studies Co., Ltd. Random number generator and random number generation method
WO2010005281A2 (en) 2008-07-10 2010-01-14 Mimos Berhad Method for generating pseudo-random data

Similar Documents

Publication Publication Date Title
Garcia-Bosque et al. Chaos-based bitwise dynamical pseudorandom number generator on FPGA
US11750361B2 (en) Clock period randomization for defense against cryptographic attacks
US8744073B2 (en) Digital random number generator based on digitally-controlled oscillators
Rozic et al. Highly efficient entropy extraction for true random number generators on FPGAs
US9430192B2 (en) Method and system for generating random numbers
Tuncer et al. Random number generation with LFSR based stream cipher algorithms
Park et al. QEC: A quantum entropy chip and its applications
AVAROĞLU et al. A novel S-box-based postprocessing method for true random number generation
JP5670849B2 (en) Pseudorandom number generation device and pseudorandom number generation method
Gupta et al. Coupled variable‐input LCG and clock divider‐based large period pseudo‐random bit generator on FPGA
US20130191427A1 (en) Pseudo-noise generator
CN105912834A (en) An apparatus and method for checking the entropy of a sequence of random numbers
JPH04247704A (en) Noise generating device
Babitha et al. FPGA based N-bit LFSR to generate random sequence number
Choe et al. A self-timed ring based TRNG with feedback structure for FPGA implementation
WO2014200326A1 (en) Device and method for outputting random data
Siswanto et al. Designing of quantum random number generator (QRNG) for security application
US11188306B1 (en) Distributed random-number generator
KR102197744B1 (en) True random number generator based on cellular automata with random transition rules
JP2008165500A (en) Physical random number generator, physical random number generating device, and random number verification method
CN110045947B (en) Random number generating unit and device
Kotě et al. Improved structure of true random number generator with direct amplification of analog noise
Siswanto et al. Parallel Quantum Random Number Generator (p-QRNG) Design for Enhancing Data Rate
Alioto et al. On the suitability of digital maps for integrated pseudo-RNGs
Fabbri et al. Very low cost entropy source based on chaotic dynamics retrofittable on networked devices to prevent RNG attacks

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 14731831

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 14731831

Country of ref document: EP

Kind code of ref document: A1