WO2014123705A1 - Three dimensional nand device with semiconductor, metal or silicide floating gates and method of making thereof - Google Patents

Three dimensional nand device with semiconductor, metal or silicide floating gates and method of making thereof Download PDF

Info

Publication number
WO2014123705A1
WO2014123705A1 PCT/US2014/013117 US2014013117W WO2014123705A1 WO 2014123705 A1 WO2014123705 A1 WO 2014123705A1 US 2014013117 W US2014013117 W US 2014013117W WO 2014123705 A1 WO2014123705 A1 WO 2014123705A1
Authority
WO
WIPO (PCT)
Prior art keywords
charge storage
storage regions
side opening
silicide
metal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/US2014/013117
Other languages
French (fr)
Inventor
Raghuveer S. Makala
Johann Alsmeier
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
SanDisk Technologies LLC
Original Assignee
SanDisk Technologies LLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by SanDisk Technologies LLC filed Critical SanDisk Technologies LLC
Publication of WO2014123705A1 publication Critical patent/WO2014123705A1/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/80—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
    • H10D84/82—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
    • H10D84/83—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/20—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional [3D] arrangements, e.g. with cells on different height levels
    • H10B41/23—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional [3D] arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels
    • H10B41/27—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional [3D] arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels the channels comprising vertical portions, e.g. U-shaped channels
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/0411—Manufacture or treatment of FETs having insulated gates [IGFET] of FETs having floating gates
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/68—Floating-gate IGFETs
    • H10D30/689—Vertical floating-gate IGFETs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/01—Manufacture or treatment
    • H10D64/031—Manufacture or treatment of data-storage electrodes
    • H10D64/035—Manufacture or treatment of data-storage electrodes comprising conductor-insulator-conductor-insulator-semiconductor structures
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/01—Manufacture or treatment
    • H10D64/031—Manufacture or treatment of data-storage electrodes
    • H10D64/037—Manufacture or treatment of data-storage electrodes comprising charge-trapping insulators
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/02—Manufacture or treatment characterised by using material-based technologies
    • H10D84/03—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
    • H10D84/038—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D88/00—Three-dimensional [3D] integrated devices
    • H10D88/01—Manufacture or treatment

Definitions

  • the present invention relates generally to the field of semiconductor devices and specifically to three dimensional vertical NAND strings and other three dimensional devices and methods of making thereof.
  • An embodiment relates to a method of making a monolithic three dimensional NAND string, which includes forming a stack of alternating layers of a first material and a second material, where the first material comprises an electrically insulating material and wherein the second material comprises a sacrificial material, etching the stack to form a front side opening in the stack, selectively forming a plurality of discrete semiconductor, metal or silicide charge storage regions on portions of the second material layers exposed in the front side opening, forming a tunnel dielectric layer over the charge storage regions in the front side opening, forming a semiconductor channel layer over the tunnel dielectric layer in the front side opening, etching the stack to form a back side opening in the stack, removing at least a portion of the second material layers through the back side opening to form back side recesses between the first material layers, forming a blocking dielectric in the back side recesses through the back side opening, and forming control gates over the blocking dielectric in the back side recesses through the back side opening.
  • Another embodiment relates to a monolithic three dimensional NAND string including a semiconductor channel, at least one end portion of the semiconductor channel extending substantially perpendicular to a major surface of a substrate, a plurality of control gate electrodes having a strip shape extending substantially parallel to the major surface of the substrate, where the plurality of control gate electrodes comprise at least a first control gate electrode located in a first device level and a second control gate electrode located in a second device level located over the major surface of the substrate and below the first device level, a blocking dielectric located in contact with the plurality of control gate electrodes, a plurality of vertically spaced apart charge storage regions, wherein the plurality of vertically spaced apart charge storage regions comprise at least a first spaced apart charge storage region located in the first device level and a second spaced apart charge storage region located in the second device level, and a tunnel dielectric located between each one of the plurality of the vertically spaced apart charge storage regions and the semiconductor channel.
  • the NAND string comprises at least one of: [0006
  • the plurality of vertically spaced apart charge storage regions comprise a nitrided metal
  • a continuous dielectric charge storage layer is located in contact with the plurality of vertically spaced apart charge storage regions.
  • FIGs. 1A-1B are respectively side cross sectional and top cross sectional views of a NAND string of one embodiment.
  • Figure 1A is a side cross sectional view of the device along line Y-Y' in Figure IB
  • Figure IB is a side cross sectional view of the device along line X-X' in Figure 1A.
  • FIGs. 2A-2B are respectively side cross sectional and top cross sectional views of a NAND string of another embodiment.
  • Figure 2A is a side cross sectional view of the device along line Y-Y' in Figure 2B
  • Figure 2B is a side cross sectional view of the device along line X-X' in Figure 2A.
  • FIG. 3 is side cross sectional view of a NAND string of an embodiment with a U- shaped channel.
  • FIGs. 4A-4E, 5A-5E, 6A-6E, 7A-7E, 8A-8C and 9A-9E are side cross sectional views illustrating embodiments of methods of making the NAND strings illustrated in FIGs. 1-3.
  • the embodiments of the invention provide a monolithic, three dimensional array of memory devices, such as an array of vertical NAND strings having selectively formed, discreet metal, semiconductor or silicide charge storage regions.
  • the NAND strings are vertically oriented, such that at least one memory cell is located over another memory cell.
  • the array allows vertical scaling of NAND devices to provide a higher density of memory cells per unit area of silicon or other semiconductor material.
  • a monolithic three dimensional memory array is one in which multiple memory levels are formed above a single substrate, such as a semiconductor wafer, with no intervening substrates.
  • the term "monolithic" means that layers of each level of the array are directly deposited on the layers of each underlying level of the array.
  • two dimensional arrays may be formed separately and then packaged together to form a non- monolithic memory device.
  • non-monolithic stacked memories have been constructed by forming memory levels on separate substrates and adhering the memory levels atop each other, as in Leedy, U.S. Pat. No. 5,915,167, titled “Three Dimensional Structure Memory.” The substrates may be thinned or removed from the memory levels before bonding, but as the memory levels are initially formed over separate substrates, such memories are not true monolithic three dimensional memory arrays.
  • the monolithic three dimensional NAND string 180 comprises a semiconductor channel 1 having at least one end portion extending substantially
  • the semiconductor channel 1 may have a pillar shape and the entire pillar- shaped semiconductor channel extends substantially perpendicularly to the major surface of the substrate 100, as shown in Figures 1A and 2A.
  • the source/drain electrodes of the device can include a lower electrode 102 provided below the semiconductor channel 1 and an upper electrode 202 formed over the semiconductor channel 1, as shown in Figures 1A and 2A.
  • the semiconductor channel 1 may have a U-shaped pipe shape, as shown in Figure 3.
  • the two wing portions la and lb of the U-shaped pipe shape semiconductor channel may extend substantially perpendicular to the major surface 100a of the substrate 100, and a connecting portion lc of the U-shaped pipe shape semiconductor channel 1 connects the two wing portions la, lb extends substantially parallel to the major surface 100a of the substrate 100.
  • one of the source or drain electrodes 202i contacts the first wing portion of the semiconductor channel from above, and another one of a source or drain electrodes 202 2 contacts the second wing portion of the semiconductor channel 1 from above.
  • An optional body contact electrode (not shown) may be disposed in the substrate 100 to provide body contact to the connecting portion of the semiconductor channel 1 from below.
  • the NAND string's select or access transistors are not shown in Figures 1-3 for clarity.
  • the semiconductor channel 1 may be a filled feature, as shown in Figures 2A-2B and 3.
  • the semiconductor channel 1 may be hollow, for example a hollow cylinder filled with an insulating fill material 2, as shown in Figures 1A-1B.
  • an insulating fill material 2 may be formed to fill the hollow part surrounded by the semiconductor channel 1.
  • the U-shaped pipe shape semiconductor channel 1 shown in Figure 3 may alternatively be a hollow cylinder filled with an insulating fill material 2, shown in Figures 1A-1B.
  • the substrate 100 can be any semiconducting substrate known in the art, such as monocrystalline silicon, IV-IV compounds such as silicon-germanium or silicon-germanium- carbon, III-V compounds, II- VI compounds, epitaxial layers over such substrates, or any other semiconducting or non- semiconducting material, such as silicon oxide, glass, plastic, metal or ceramic substrate.
  • the substrate 100 may include integrated circuits fabricated thereon, such as driver circuits for a memory device.
  • Any suitable semiconductor materials can be used for semiconductor channel 1, for example silicon, germanium, silicon germanium, or other compound semiconductor materials, such as III-V, II- VI, or conductive or semiconductive oxides, etc..
  • semiconductor material may be amorphous, polycrystalline or single crystal.
  • semiconductor channel material may be formed by any suitable deposition methods.
  • the semiconductor channel material is deposited by low pressure chemical vapor deposition (LPCVD).
  • LPCVD low pressure chemical vapor deposition
  • semiconductor channel material may be a recyrstallized polycrystalline semiconductor material formed by recrystallizing an initially deposited amorphous semiconductor material.
  • the insulating fill material 2 may comprise any electrically insulating material, such as silicon oxide, silicon nitride, silicon oxynitride, or other high-k insulating materials.
  • the monolithic three dimensional NAND string further comprise a plurality of control gate electrodes 3, as shown in Figures 1A-1B, 2A-2B, and 3.
  • the control gate electrodes 3 may comprise a portion having a strip shape extending substantially parallel to the major surface 100a of the substrate 100.
  • the plurality of control gate electrodes 3 comprise at least a first control gate electrode 3a located in a first device level (e.g., device level A) and a second control gate electrode 3b located in a second device level (e.g., device level B) located over the major surface 100a of the substrate 100 and below the device level A.
  • the control gate material may comprise any one or more suitable conductive or semiconductor control gate material known in the art, such as doped polysilicon, tungsten, copper, aluminum, tantalum, titanium, cobalt, titanium nitride or alloys thereof.
  • a blocking dielectric 7 is located adjacent to the control gate(s) 3 and may surround the control gate 3.
  • the blocking dielectric 7 may comprise a layer having plurality of blocking dielectric segments located in contact with a respective one of the plurality of control gate electrodes 3, for example a first dielectric segment 7a located in device level A and a second dielectric segment 7b located in device level B are in contact with control electrodes 3a and 3b, respectively, as shown in Figure 3.
  • the monolithic three dimensional NAND string also comprise a plurality of discrete charge storage regions or segments 9 located between the blocking dielectric 7 and the channel 1.
  • the plurality of discrete charge storage regions 9 comprise at least a first discrete charge storage region 9a located in the device level A and a second discrete charge storage region 9b located in the device level B, as shown in Figure 3.
  • the discrete charge storage regions 9 may comprise a plurality of vertically spaced apart, conductive (e.g., metal such as tungsten, molybdenum, tantalum, titanium, platinum, ruthenium, and alloys thereof, or a metal silicide such as tungsten silicide, molybdenum silicide, tantalum silicide, titanium silicide, nickel silicide, cobalt silicide, or a combination thereof), or semiconductor (e.g., polysilicon) floating gates.
  • conductive e.g., metal such as tungsten, molybdenum, tantalum, titanium, platinum, ruthenium, and alloys thereof, or a metal silicide such as tungsten silicide, molybdenum silicide, tantalum silicide, titanium silicide, nickel silicide, cobalt silicide, or a combination thereof
  • semiconductor e.g., polysilicon
  • the tunnel dielectric 11 of the monolithic three dimensional NAND string is located between each one of the plurality of the discrete charge storage regions 9 and the
  • the blocking dielectric 7 and the tunnel dielectric 11 may be independently selected from any one or more same or different electrically insulating materials, such as silicon oxide, silicon nitride, silicon oxynitride, or other insulating materials.
  • the blocking dielectric 7 and/or the tunnel dielectric 11 may include multiple layers of silicon oxide, silicon nitride and/or silicon oxynitride (e.g., ONO layers).
  • Figures 4A-4E illustrate a method of making a NAND string according to a first embodiment of the invention.
  • a stack 120 of alternating layers 19 (19a, 19b etc.) and 121 (121a, 121b, etc.) are formed over the major surface of the substrate 100.
  • Layers 19, 121 may be deposited over the substrate by any suitable deposition method, such as sputtering, CVD, PECVD, MBE, etc.
  • the layers 19, 121 may be 6 to 100 nm thick.
  • the first layers 19 comprise an electrically insulating material. Any suitable insulating material may be used, such as silicon oxide, silicon nitride, silicon oxynitride, a high-k dielectric (e.g., aluminum oxide, hafnium oxide, etc. or an organic insulating material).
  • the second layers 121 comprise a sacrificial material, such a semiconductor material.
  • layers 121 may comprise silicon, such as amorphous silicon or polysilicon, or another semiconductor material, such as a group IV semiconductor, including silicon-germanium and germanium.
  • layers 121 comprise intrinsic or undoped (if the as-deposited material inherently has a low p-type or n-type conductivity) semiconductor material, such as intrinsic or undoped polysilicon or amorphous silicon.
  • lightly doped semiconductor materials such as lightly or heavily doped materials may also be used if desired.
  • the term heavily doped includes semiconductor materials doped n-type or p-type to a concentration of above 10 18 cm - " 3.
  • lightly doped semiconductor materials have a doping concentration below 10 18 cm - " 3 and intrinsic semiconductor materials have a doping concentration below 10 15 cm - " 3.
  • a front side opening 81 is followed by etching the stack 120 to form at least one a front side opening 81 in the stack 120.
  • An array of a front side openings 81 e.g., memory holes
  • the openings 81 may be formed by photolithography and etching.
  • the second material 121 is selectively etched compared to the first material 19 to form front side recesses 62 in the second material 121 (i.e., layers 121a, 121b, etc).
  • the recesses 62 may be formed by selective, isotropic wet or dry etching which selectively etches the second material 121 compared to the first material 19.
  • the depth of each recess 62 may be 3 to 20 nm. As will be described below, this step may be omitted if desired.
  • a plurality of discrete semiconductor, metal or silicide charge storage regions 9 are selectively formed on portions of the second material layers 121 exposed in the front side opening 81.
  • the charge storage regions 9 comprise a plurality of charge storage segments or regions (e.g., 9a and 9b) located on the exposed edges of the second material 121 in the front side recesses 62.
  • the charge storage regions 9 are selectively formed by selective growth of the regions on the exposed edges of the semiconductor second material layers 121 but not on the exposed insulating first material layers 19. Any suitable selective growth methods may be used to form the charge storage regions 9, such as chemical vapor deposition.
  • charge storage regions 9 comprise doped polysilicon regions which are selectively grown by CVD on the portions of the undoped or intrinsic second material layers 121 (e.g., undoped or intrinsic semiconductor having a polycrystalline or amorphous structure, such as polysilicon, amorphous silicon, silicon germanium or germanium) exposed in the front side opening 81.
  • the doped polysilicon regions 9 may comprise boron doped, p-type polysilicon regions (e.g., lightly or heavily doped) which are selectively, epitaxially grown on polysilicon layer 121 edges exposed in the front side openings 81.
  • the doped polysilicon regions 9 are not grown on portions of the first material layers 19 (e.g., silicon oxide) exposed in the front side opening 81.
  • any suitable silicon selective epitaxial growth (SEG) conditions may be used to form regions 9.
  • a chemical vapor deposition (CVD) SEG process which combines a silicon source gas and a silicon growth inhibitor gas which inhibits silicon growth on the oxide layers 19 may be used.
  • Exemplary silicon source gases include silane and chloro- silanes (e.g., SiH 4 , S1H 2 Q 2 , and/or S1HCI 3 ).
  • Exemplary inhibitor gases which inhibit silicon growth on S1O 2 include HC1 and/or CI 2 . 3 ⁇ 4 may be used as a carrier gas while ⁇ 2 3 ⁇ 4, AsH 3 and/or PH 3 gases may be added to introduce dopants to the silicon regions 9.
  • Any suitable SEG temperatures and pressures may be used, such as a temperature of 500 to 800C and a pressure of 10 mTorr to 100 Torr (i.e., LPCVD). Similar process conditions may be used to form germanium or silicon-germanium charge storage regions 9, where germane (GeH 4 ) is substituted for silane or provided in addition to silane, at lower temperatures (e.g., 340 to 380C) and pressure of about 10 mTorr -5 Torr, such as about 1 Torr.
  • germane (GeH 4 ) is substituted for silane or provided in addition to silane, at lower temperatures (e.g., 340 to 380C) and pressure of about 10 mTorr -5 Torr, such as about 1 Torr.
  • charge storage regions 9 comprise selectively grown metal or silicide charge storage regions, such as on the portions of the second material layers exposed in the front side opening. Any metal (i.e., pure metal or conductive metal alloy) or metal silicide which may be selectively grown on exposed semiconductor layer 121 in the opening 81 may be used.
  • the charge storage regions 9 may comprise selectively grown tungsten, molybdenum or tantalum regions that are selectively grown on the semiconductor material (e.g., silicon) 121 but not on insulating material (e.g., silicon oxide) 19 from a metal halide source gas (e.g., tungsten hexafluoride) in a CVD process.
  • a metal halide source gas e.g., tungsten hexafluoride
  • refractory metals such as W, Mo or Ta
  • metal halide source gas reduction by SiH 4 where a ratio of SiH 4 to metal halide is less than one.
  • the metal halide source gas may comprise WF 6 , MoF 6 or TaCl 5 and the deposition temperature and pressure may range from 370 to 550C and 100 to 500 mTorr, respectively.
  • the ratio of the Sif /metal halide flow rates may range between 0.4 and 0.6.
  • the regions 9 may be selectively grown in the front side recesses 62 until their edges are about even with the edges of the insulating material 19 such that they form a relatively straight sidewall of the front side opening 81 (e.g., as much as a timed selective growth permits).
  • the selective growth of regions 9 is terminated before regions 9 completely fill the recesses 62.
  • regions 9 may partially fill recesses 62 and may remain horizontally recessed in the opening 81 compared to insulating material layers 19.
  • the selective growth of regions 9 is terminated after regions 9 completely fill the recesses 62 such that the regions 9 protrude horizontally into the front side opening 81 past layers 19, as shown in Figure 5C.
  • the regions 9 are selectively formed by doping of the semiconductor layers 121 exposed in the front side opening 81.
  • a timed gas phase diffusion doping may be carried out to doped the edge portions 9 of layers 121 facing the opening 81 by providing a doping gas through the opening 81. The doping is terminated before the entire volume of layers 121 are doped, such that portions of layers 121 located behind regions 9 and facing away from the opening 81 remain undoped.
  • a timed gas phase diffusion doping may be carried out to doped the edge portions 9 of layers 121 facing the opening 81 by providing a doping gas through the opening 81. The doping is terminated before the entire volume of layers 121 are doped, such that portions of layers 121 located behind regions 9 and facing away from the opening 81 remain undoped.
  • the doping gas may comprise a boron containing gas, such as diborane, to form p-type doped regions 9, or a phosphorus or arsenic containing gas, such as phosphine or arsene, to form n-type doped regions 9.
  • a boron containing gas such as diborane
  • a phosphorus or arsenic containing gas such as phosphine or arsene
  • a tunnel dielectric layer 11 is deposited over the charge storage regions 9a, 9b and the insulating first material layers 19 between the charge storage regions in the front side opening 81.
  • the channel 1 is formed by depositing channel material 1, such as a lightly doped or intrinsic polysilicon over the tunnel dielectric layer 11 in the front side opening 81. If desired, a high temperature anneal may be performed after forming the channel.
  • the entire opening 81 may be filled to form the device illustrated in Figures 2A and 2B.
  • a layer of channel material may first be deposited in the opening 81 followed by deposition of an insulating fill material 2 to form the device illustrated in Figures 1A and IB.
  • the channel 1 may be U-shaped as illustrated in Figure 3.
  • the channel 1 may be formed by filling the front side opening 81 with a lightly doped semiconductor material (e.g., polysilicon) and then etched back from the top to form the pillar shaped (or U-shaped) channel 1 in the opening 81.
  • a lightly doped semiconductor material e.g., polysilicon
  • the space between the wings of the U-channel 1 is filled with a gap fill insulating layer 103, such as silicon oxide or another material.
  • Layer 103 may be formed by etching the stack 120 to form a rail shaped cut, followed by depositing an oxide layer followed by etch back or chemical mechanical polishing to form a planar top surface exposing the top surfaces of the channels 1.
  • the channels are then connected to source and drain electrodes 102, 202 as shown in Figures 1-3, the select gate electrodes (not shown for clarity) are connected to select gate contacts and the control gate electrodes 3 are connected to word line contacts as known in the art.
  • the stack 120 is patterned to form one or more back side openings 84 in the stack.
  • the back side opening(s) 84 may be formed by photolithography and anisotropic etching of the stack.
  • the opening(s) 84 have a slit shape.
  • layers 121 are removed through the back side opening 84 to form back side recesses 64 between the first material layers 19.
  • layers 121 may be removed completely by selective wet etching using a liquid etching medium which selectively etches the material of layers 121 compared to the materials of layers 19 and regions 9.
  • a liquid etching medium which selectively etches the material of layers 121 compared to the materials of layers 19 and regions 9.
  • layers 121 comprise undoped or intrinsic polysilicon
  • layers 19 comprise silicon oxide and regions 9 comprise doped polysilicon, silicide or metal
  • an undoped polysilicon selective etch may be used which stops on doped polysilicon (e.g., p-type polysilicon) regions 9 which act as an etch stop.
  • the selective etch may be a timed etch which is timed to remove only a portion of the sacrificial second material layers 121 through the back side opening 84. In this case, a remaining portion of the second material layers 121 rather than regions 9 remain exposed in the back side recesses 64.
  • the blocking dielectric layer 7 (also known as an inter- poly dielectric, IPD) is then formed in the back side recesses 64 through the back side opening 84 such that the blocking dielectric coats the sides of the back side recesses 64 and the back side of layers 19 exposed in the back side opening 84.
  • the blocking dielectric layer 7 may comprise a silicon oxide layer deposited by conformal atomic layer deposition (ALD) or chemical vapor deposition (CVD).
  • ALD conformal atomic layer deposition
  • CVD chemical vapor deposition
  • Other high-k dielectric materials such as hafnium oxide, or multi-layer dielectrics (e.g., ONO) may be used instead or in addition to silicon oxide.
  • an insulating capping layer e.g., silicon nitride
  • the blocking dielectric 7 may have a thickness of 6 to 20 nm.
  • An optional anneal, such as a rapid thermal anneal, may be conducted after the blocking dielectric formation.
  • the blocking dielectric layer 7 comprises a plurality of clam-shaped blocking dielectric segments 7a, 7b in the back side recesses 64 connected to each other by vertical portions 7c of the blocking dielectric layer 7 located on the exposed edges of the first material layers 19 in the back side opening 84.
  • a "clam" shape is a side cross sectional shape configured similar to an English letter "C”.
  • a clam shape has two segments which extend substantially parallel to each other and to the major surface 100a of the substrate 100. The two segments are connected to each other by a third segment which extends substantially perpendicular to the first two segments and the surface 100a.
  • Each of the three segments may have a straight shape (e.g., a rectangle side cross sectional shape) or a somewhat curved shape (e.g., rising and falling with the curvature of the underlying topography).
  • substantially parallel includes exactly parallel segments as well as segments which deviate by 20 degrees or less from the exact parallel configuration.
  • substantially perpendicular includes exactly perpendicular segments as well as segments which deviate by 20 degrees or less from the exact perpendicular configuration.
  • the clam shape preferably contains an opening bounded by the three segments and having a fourth side open.
  • control gate 3 material may comprise a metal, such as tungsten or a heavily doped semiconductor, such as polysilicon.
  • the control gate material may be deposited by CVD and fills the remaining volume of the back side recesses 64 inside the clam shaped blocking dielectric 7 segments and the entire back side opening 84.
  • the deposition of the control gate material is followed by etching the control gate material to remove it from the back side opening 84 using anisotropic etching, while leaving the control gate material inside the back side recesses 64 in the clam shaped blocking dielectric 7 segments.
  • the remaining control gate material inside the back side recesses 64 forms the control gates 3 of the vertical NAND string.
  • FIGs 5A-5E illustrate a method of making a vertical NAND string according to another embodiment.
  • the steps resulting in the structure shown in Figure 5A are the same as described above with respect to Figure 4A.
  • the front side recesses 62 shown in Figure 4B are omitted.
  • the charge storage regions 9 are selectively grown on exposed edges of the sacrificial layers 121 exposed in the front side opening 81.
  • the charge storage regions 9 protrude horizontally (i.e., parallel to the major surface 100a of the substrate 100) into the front side opening 81.
  • the process then proceeds in the same manner as described above with respect to Figures 4C-4E.
  • the tunnel dielectric layer 11 and the channel 1 are formed in the front side opening 81, as shown in Figure 5C.
  • the sacrificial layers 121 are at least partially removed through the back side opening 84, as shown in Figure 5D.
  • the blocking dielectric 7 and the control gates 3 are formed through the back side opening as shown in Figure 5E.
  • the tunnel dielectric 11 of this embodiment has a curved rather than a straight sidewalk
  • Figures 6A-6E illustrate a method of making a vertical NAND string according to another embodiment using a back side silicide charge storage region 9 formation.
  • the steps resulting in the structure shown in Figure 6A are the same as described above with respect to Figure 4A-4C or 5A-5C.
  • the initial process steps may be the same as the steps shown in Figures 4A-4C or 5A-5C and described above, to form either recessed or protruding semiconductor charge storage regions 9, tunnel dielectric 11 and channel 1 in the front side opening 81.
  • Figure 6A illustrates an in-process device at the same stage as either Figure 4C or 5C.
  • the back side opening 84 and the back side recesses 64 are formed, using steps similar to those described above with respect to Figures 4D or 5D.
  • the entire sacrificial material layers 121 are removed to expose the silicon (e.g., doped polysilicon) charge storage regions 9 in the back side recesses 64, as shown in Figure 6B.
  • a metal layer 610 is formed through the back side opening 84 in the back side recesses 64, such that portions 610a of the metal layer 610 are in contact with the polysilicon charge storage regions 9, as shown in Figure 6C.
  • the metal layer 610 may be formed using CVD or other deposition methods.
  • the metal layer 610 may comprise any metal layer which may form a silicide when it reacts with silicon.
  • the metal layer may comprise tungsten, molybdenum, tantalum, titanium, nickel, cobalt, etc.
  • the structure is annealed using any suitable silicidation anneal parameters to react portions 610a of the metal layer 610 with the silicon charge storage regions 9 to convert the silicon (e.g., polysilicon) charge storage regions to silicide charge storage regions 609 (e.g., 609a, 609b, etc.).
  • the silicide charge storage regions may comprise tungsten silicide, molybdenum silicide, tantalum silicide, titanium silicide, nickel silicide, cobalt silicide, etc.
  • the entire silicon charge storage regions 9 are converted to silicide charge storage regions 609 so that no unreacted silicon remains in the charge storage regions.
  • the silicon charge storage regions are converted to silicide charge storage regions 609, such that the charge storage regions comprise inner silicide portions adjacent to the blocking dielectric 7 and outer silicon portions adjacent to the tunnel dielectric 11.
  • the remaining unreacted portions 610b of the metal layer 610 are removed by any suitable selective wet etching without removing the silicide charge storage regions 609, as is typical in a silicide formation process.
  • Figures 7A-7E illustrate a method of making a vertical NAND string according to an alternative embodiment using a back side silicide formation.
  • portions 721 of the sacrificial semiconductor layers 121 such as polysilicon or amorphous silicon layer portions 721, remain in the back side recesses 64.
  • the charge storage regions 9 may comprise semiconductor, metal or silicide regions in this embodiment.
  • a metal layer 610 is formed through the back side opening 84 in the back side recesses 64, such that portions 610a of the metal layer 610 are in contact with the remaining portions 721 of the sacrificial semiconductor layers.
  • the structure is annealed using any suitable silicidation anneal parameters to react portions 610a of the metal layer 610 with the portions 721 of the sacrificial semiconductor layers to convert the portions 721 of the sacrificial semiconductor layers to silicide storage regions 609 (e.g., 609a, 609b).
  • the charge storage regions 9 comprise silicon (e.g., polysilicon), then the silicon charge storage regions 9 may also converted to silicide charge storage regions 609 together with portions 721 so that no unreacted silicon remains in the charge storage regions, similar to the structure shown in Figure 6D.
  • silicon e.g., polysilicon
  • Figures 8A-8B illustrate a method of making a vertical NAND string according to an alternative embodiment using a front side silicide formation.
  • the steps resulting in the structure shown in Figure 8A are the same as described above with respect to Figures 4A-4C or 5A-5C or 6A, except for the deposition of the metal layer 810.
  • the stack 120 is formed and then patterned to form the front side opening 81.
  • the charge storage regions 9 may be omitted if the sacrificial layers 121 comprise silicon (e.g., doped or undoped polysilicon or amorphous silicon), as shown in Figure 8 A.
  • silicon (e.g., doped polysilicon) charge storage regions 9 may be selectively formed on the sacrificial layers 121 in the front side recesses 62, as shown in Figure 4C, or protruding into the front side opening 81, as shown in Figure 5C.
  • a silicide forming metal layer 810 is formed in the front side opening 81.
  • Layer 810 may comprise the same material as that described for layer 610 above.
  • the metal layer 810 contacts the edges of the silicon sacrificial layers 121 if the charge storage regions 9 are not present or the metal layer 810 contacts the charge storage regions 9 if these regions are present in the front side opening 81.
  • the structure is then subjected to a silicidation anneal to react the metal layer 810 with the silicon regions exposed in the front side opening 81, as shown in Figure 8B.
  • a silicidation anneal to react the metal layer 810 with the silicon regions exposed in the front side opening 81, as shown in Figure 8B.
  • the metal layer 810 is reacted with the edge portions of the second (sacrificial silicon) material layers 121 exposed in the front side opening 81 to selectively form discrete silicide charge storage regions 809.
  • the metal layer 810 is reacted with the silicon charge storage regions 9 exposed in the front side opening 81 to convert all or parts of the silicon charge storage regions 9 to discrete silicide charge storage regions 809. If only the front parts of the silicon charge storage regions 9 are converted to silicide regions 809, then composite charge storage regions are formed.
  • the composite charge storage regions comprise outer silicide portions 809 adjacent to the tunnel dielectric 11 and inner silicon portions 9 adjacent to the blocking dielectric 7, as shown in Figure 8C.
  • the remaining unreacted portions of the metal layer 810 are removed by any suitable selective wet etching without removing the discrete silicide charge storage regions 809, as is typical in a silicide formation process.
  • the process then proceeds in the same manner as described above with respect to Figures 4D-4E or 5D-5E, where the sacrificial layers 121 are removed through the back side opening 84 and then the blocking dielectric 7 and the control gates 3 are formed through the back side opening 84.
  • the plurality of discrete semiconductor, metal or silicide charge storage regions 9, 609, 809 are nitrided to form nitrided charge storage regions.
  • any of the charge storage regions described above and shown in Figures 4, 5, 6, 7 or 8 may be annealed in a nitrogen containing ambient, such nitrogen or NO radical ambient at an elevated temperature, to convert at least a portion of the charge storage region to a nitride material.
  • the edge or outer portion of the charge storage regions exposed in the front side opening 81 may be converted to a nitride material prior to forming the tunnel dielectric layer 11, while the inner portion of the charge storage regions facing the blocking dielectric 7 may remain a semiconductor, metal or silicide material that is not nitrided. This results in a composite charge storage region.
  • the entire volume of the charge storage material may be nitrided to convert the entire charge storage material to a nitride material.
  • the nitridation forms a silicon nitride charge storage region.
  • the charge storage regions 9 comprise a metal (e.g., tungsten, tantalum, titanium, etc.)
  • the nitridation forms a metal nitride (e.g., tungsten nitride, tantalum nitride, titanium nitride, etc.) charge storage region.
  • the plurality of vertically spaced apart charge storage regions 9 in this embodiment comprise a nitrided metal.
  • Figures 9A-9E illustrate a method of making a vertical NAND string with a hybrid charge storage structure according to an alternative embodiment.
  • a silicon nitride charge storage layer 909 is provided in the front side opening 81 in contact with the plurality of discrete semiconductor, metal or silicide charge storage regions 9, 609, 809 described above to form a hybrid charge storage structure. Any of the charge storage regions described above and shown in Figures 4, 5, 6, 7 or 8 may be combined with the silicon nitride charge storage layer 909 to form the hybrid charge storage structure.
  • FIG. 9 A and 9B the structure described above with respect to Figures 5A and 5B having the metal or semiconductor charge storage regions 9 protruding into the front side opening 81 is formed. Then, the silicon nitride layer 909 is formed in the front side opening 81 in contact with the charge storage regions 9, as shown in Figure 9C. While silicon nitride is a preferred material for layer 909, other continuous dielectric (i.e., electrically insulating) materials, such as silicon oxynitride, may be used instead or in addition to silicon nitride. Thus, a continuous dielectric charge storage layer 909 is located in contact with the plurality of vertically spaced apart charge storage regions 9.
  • the process then proceeds in the same manner as described above with respect to Figures 4D-4E or 5D-5E where the sacrificial layers 121 are removed through the back side opening 84 and then the blocking dielectric 7 and the control gates 3 are formed through the back side opening 84.
  • the charge storage regions may be converted to a silicide using the back side silicidation process described above with respect to Figures 6D-6E or 7D-7E.
  • at least a part of the metal or semiconductor charge storage regions may be converted to a silicide or a nitride using the front side silicidation process (as shown in Figures 8A-8C) or front side nitridation process described above.

Landscapes

  • Semiconductor Memories (AREA)
  • Non-Volatile Memory (AREA)

Abstract

A method of making a monolithic three dimensional NAND string includes forming a stack of alternating layers of a first material and a second material, etching the stack to form a front side opening in the stack, selectively forming a plurality of discrete semiconductor, metal or silicide charge storage regions on portions of the second material layers exposed in the front side opening, forming a tunnel dielectric layer and semiconductor channel layer in the front side opening, etching the stack to form a back side opening in the stack, removing at least a portion of the second material layers through the back side opening to form back side recesses between the first material layers, forming a blocking dielectric in the back side recesses through the back side opening, and forming control gates over the blocking dielectric in the back side recesses through the back side opening.

Description

THREE DIMENSIONAL NAND DEVICE WITH SEMICONDUCTOR, METAL OR SILICIDE FLOATING GATES AND METHOD OF MAKING THEREOF
CROSS-REFERENCE TO RELATED APPLICATIONS
[0001] The present application claims benefit of U.S. non-provisional application serial number 13/762,988 filed on February 8, 2013, which is incorporated herein by reference in its entirety.
FIELD
[0002] The present invention relates generally to the field of semiconductor devices and specifically to three dimensional vertical NAND strings and other three dimensional devices and methods of making thereof.
BACKGROUND
[0003] Three dimensional vertical NAND strings are disclosed in an article by T. Endoh, et. al., titled "Novel Ultra High Density Memory With A Stacked-Surrounding Gate Transistor (S-SGT) Structured Cell", IEDM Proc. (2001) 33-36. However, this NAND string provides only one bit per cell. Furthermore, the active regions of the NAND string is formed by a relatively difficult and time consuming process involving repeated formation of sidewall spacers and etching of a portion of the substrate, which results in a roughly conical active region shape.
SUMMARY
[0004] An embodiment relates to a method of making a monolithic three dimensional NAND string, which includes forming a stack of alternating layers of a first material and a second material, where the first material comprises an electrically insulating material and wherein the second material comprises a sacrificial material, etching the stack to form a front side opening in the stack, selectively forming a plurality of discrete semiconductor, metal or silicide charge storage regions on portions of the second material layers exposed in the front side opening, forming a tunnel dielectric layer over the charge storage regions in the front side opening, forming a semiconductor channel layer over the tunnel dielectric layer in the front side opening, etching the stack to form a back side opening in the stack, removing at least a portion of the second material layers through the back side opening to form back side recesses between the first material layers, forming a blocking dielectric in the back side recesses through the back side opening, and forming control gates over the blocking dielectric in the back side recesses through the back side opening.
[0005] Another embodiment relates to a monolithic three dimensional NAND string including a semiconductor channel, at least one end portion of the semiconductor channel extending substantially perpendicular to a major surface of a substrate, a plurality of control gate electrodes having a strip shape extending substantially parallel to the major surface of the substrate, where the plurality of control gate electrodes comprise at least a first control gate electrode located in a first device level and a second control gate electrode located in a second device level located over the major surface of the substrate and below the first device level, a blocking dielectric located in contact with the plurality of control gate electrodes, a plurality of vertically spaced apart charge storage regions, wherein the plurality of vertically spaced apart charge storage regions comprise at least a first spaced apart charge storage region located in the first device level and a second spaced apart charge storage region located in the second device level, and a tunnel dielectric located between each one of the plurality of the vertically spaced apart charge storage regions and the semiconductor channel. The NAND string comprises at least one of: [0006] (a) the plurality of vertically spaced apart charge storage regions protrude into the tunnel dielectric such that the tunnel dielectric and the semiconductor channel curve around the plurality of vertically spaced apart charge storage regions;
[0007] (b) the plurality of vertically spaced apart charge storage regions comprise a nitrided metal; or
[0008] (c) a continuous dielectric charge storage layer is located in contact with the plurality of vertically spaced apart charge storage regions.
BRIEF DESCRIPTION OF THE DRAWINGS
[0009] FIGs. 1A-1B are respectively side cross sectional and top cross sectional views of a NAND string of one embodiment. Figure 1A is a side cross sectional view of the device along line Y-Y' in Figure IB, while Figure IB is a side cross sectional view of the device along line X-X' in Figure 1A.
[0010] FIGs. 2A-2B are respectively side cross sectional and top cross sectional views of a NAND string of another embodiment. Figure 2A is a side cross sectional view of the device along line Y-Y' in Figure 2B, while Figure 2B is a side cross sectional view of the device along line X-X' in Figure 2A.
[0011] FIG. 3 is side cross sectional view of a NAND string of an embodiment with a U- shaped channel.
[0012] FIGs. 4A-4E, 5A-5E, 6A-6E, 7A-7E, 8A-8C and 9A-9E are side cross sectional views illustrating embodiments of methods of making the NAND strings illustrated in FIGs. 1-3.
DETAILED DESCRIPTION
[0013] The embodiments of the invention provide a monolithic, three dimensional array of memory devices, such as an array of vertical NAND strings having selectively formed, discreet metal, semiconductor or silicide charge storage regions. The NAND strings are vertically oriented, such that at least one memory cell is located over another memory cell. The array allows vertical scaling of NAND devices to provide a higher density of memory cells per unit area of silicon or other semiconductor material.
[0014] A monolithic three dimensional memory array is one in which multiple memory levels are formed above a single substrate, such as a semiconductor wafer, with no intervening substrates. The term "monolithic" means that layers of each level of the array are directly deposited on the layers of each underlying level of the array. In contrast, two dimensional arrays may be formed separately and then packaged together to form a non- monolithic memory device. For example, non-monolithic stacked memories have been constructed by forming memory levels on separate substrates and adhering the memory levels atop each other, as in Leedy, U.S. Pat. No. 5,915,167, titled "Three Dimensional Structure Memory." The substrates may be thinned or removed from the memory levels before bonding, but as the memory levels are initially formed over separate substrates, such memories are not true monolithic three dimensional memory arrays.
[0015] In some embodiments, the monolithic three dimensional NAND string 180 comprises a semiconductor channel 1 having at least one end portion extending substantially
perpendicular to a major surface 100a of a substrate 100, as shown in Figures 1A and 2A. For example, the semiconductor channel 1 may have a pillar shape and the entire pillar- shaped semiconductor channel extends substantially perpendicularly to the major surface of the substrate 100, as shown in Figures 1A and 2A. In these embodiments, the source/drain electrodes of the device can include a lower electrode 102 provided below the semiconductor channel 1 and an upper electrode 202 formed over the semiconductor channel 1, as shown in Figures 1A and 2A. Alternatively, the semiconductor channel 1 may have a U-shaped pipe shape, as shown in Figure 3. The two wing portions la and lb of the U-shaped pipe shape semiconductor channel may extend substantially perpendicular to the major surface 100a of the substrate 100, and a connecting portion lc of the U-shaped pipe shape semiconductor channel 1 connects the two wing portions la, lb extends substantially parallel to the major surface 100a of the substrate 100. In these embodiments, one of the source or drain electrodes 202i contacts the first wing portion of the semiconductor channel from above, and another one of a source or drain electrodes 2022 contacts the second wing portion of the semiconductor channel 1 from above. An optional body contact electrode (not shown) may be disposed in the substrate 100 to provide body contact to the connecting portion of the semiconductor channel 1 from below. The NAND string's select or access transistors are not shown in Figures 1-3 for clarity.
[0016] In some embodiments, the semiconductor channel 1 may be a filled feature, as shown in Figures 2A-2B and 3. In some other embodiments, the semiconductor channel 1 may be hollow, for example a hollow cylinder filled with an insulating fill material 2, as shown in Figures 1A-1B. In these embodiments, an insulating fill material 2 may be formed to fill the hollow part surrounded by the semiconductor channel 1. The U-shaped pipe shape semiconductor channel 1 shown in Figure 3 may alternatively be a hollow cylinder filled with an insulating fill material 2, shown in Figures 1A-1B.
[0017] The substrate 100 can be any semiconducting substrate known in the art, such as monocrystalline silicon, IV-IV compounds such as silicon-germanium or silicon-germanium- carbon, III-V compounds, II- VI compounds, epitaxial layers over such substrates, or any other semiconducting or non- semiconducting material, such as silicon oxide, glass, plastic, metal or ceramic substrate. The substrate 100 may include integrated circuits fabricated thereon, such as driver circuits for a memory device. [0018] Any suitable semiconductor materials can be used for semiconductor channel 1, for example silicon, germanium, silicon germanium, or other compound semiconductor materials, such as III-V, II- VI, or conductive or semiconductive oxides, etc.. The
semiconductor material may be amorphous, polycrystalline or single crystal. The
semiconductor channel material may be formed by any suitable deposition methods. For example, in one embodiment, the semiconductor channel material is deposited by low pressure chemical vapor deposition (LPCVD). In some other embodiments, the
semiconductor channel material may be a recyrstallized polycrystalline semiconductor material formed by recrystallizing an initially deposited amorphous semiconductor material.
[0019] The insulating fill material 2 may comprise any electrically insulating material, such as silicon oxide, silicon nitride, silicon oxynitride, or other high-k insulating materials.
[0020] The monolithic three dimensional NAND string further comprise a plurality of control gate electrodes 3, as shown in Figures 1A-1B, 2A-2B, and 3. The control gate electrodes 3 may comprise a portion having a strip shape extending substantially parallel to the major surface 100a of the substrate 100. The plurality of control gate electrodes 3 comprise at least a first control gate electrode 3a located in a first device level (e.g., device level A) and a second control gate electrode 3b located in a second device level (e.g., device level B) located over the major surface 100a of the substrate 100 and below the device level A. The control gate material may comprise any one or more suitable conductive or semiconductor control gate material known in the art, such as doped polysilicon, tungsten, copper, aluminum, tantalum, titanium, cobalt, titanium nitride or alloys thereof.
[0021] A blocking dielectric 7 is located adjacent to the control gate(s) 3 and may surround the control gate 3. The blocking dielectric 7 may comprise a layer having plurality of blocking dielectric segments located in contact with a respective one of the plurality of control gate electrodes 3, for example a first dielectric segment 7a located in device level A and a second dielectric segment 7b located in device level B are in contact with control electrodes 3a and 3b, respectively, as shown in Figure 3.
[0022] The monolithic three dimensional NAND string also comprise a plurality of discrete charge storage regions or segments 9 located between the blocking dielectric 7 and the channel 1. Similarly, the plurality of discrete charge storage regions 9 comprise at least a first discrete charge storage region 9a located in the device level A and a second discrete charge storage region 9b located in the device level B, as shown in Figure 3.
[0023] The discrete charge storage regions 9 may comprise a plurality of vertically spaced apart, conductive (e.g., metal such as tungsten, molybdenum, tantalum, titanium, platinum, ruthenium, and alloys thereof, or a metal silicide such as tungsten silicide, molybdenum silicide, tantalum silicide, titanium silicide, nickel silicide, cobalt silicide, or a combination thereof), or semiconductor (e.g., polysilicon) floating gates.
[0024] The tunnel dielectric 11 of the monolithic three dimensional NAND string is located between each one of the plurality of the discrete charge storage regions 9 and the
semiconductor channel 1.
[0025] The blocking dielectric 7 and the tunnel dielectric 11 may be independently selected from any one or more same or different electrically insulating materials, such as silicon oxide, silicon nitride, silicon oxynitride, or other insulating materials. The blocking dielectric 7 and/or the tunnel dielectric 11 may include multiple layers of silicon oxide, silicon nitride and/or silicon oxynitride (e.g., ONO layers).
[0026] Figures 4A-4E illustrate a method of making a NAND string according to a first embodiment of the invention.
[0027] Referring to Figure 4A, a stack 120 of alternating layers 19 (19a, 19b etc.) and 121 (121a, 121b, etc.) are formed over the major surface of the substrate 100. Layers 19, 121 may be deposited over the substrate by any suitable deposition method, such as sputtering, CVD, PECVD, MBE, etc. The layers 19, 121 may be 6 to 100 nm thick.
[0028] In this embodiment, the first layers 19 comprise an electrically insulating material. Any suitable insulating material may be used, such as silicon oxide, silicon nitride, silicon oxynitride, a high-k dielectric (e.g., aluminum oxide, hafnium oxide, etc. or an organic insulating material). The second layers 121 comprise a sacrificial material, such a semiconductor material. For example, layers 121 may comprise silicon, such as amorphous silicon or polysilicon, or another semiconductor material, such as a group IV semiconductor, including silicon-germanium and germanium. Preferably, layers 121 comprise intrinsic or undoped (if the as-deposited material inherently has a low p-type or n-type conductivity) semiconductor material, such as intrinsic or undoped polysilicon or amorphous silicon.
However, p-type or n-type doped semiconductor materials, such as lightly or heavily doped materials may also be used if desired. The term heavily doped includes semiconductor materials doped n-type or p-type to a concentration of above 10 18 cm -"3. In contrast, lightly doped semiconductor materials have a doping concentration below 10 18 cm -"3 and intrinsic semiconductor materials have a doping concentration below 10 15 cm -"3.
[0029] The deposition of layers 19, 121, is followed by etching the stack 120 to form at least one a front side opening 81 in the stack 120. An array of a front side openings 81 (e.g., memory holes) may be formed in locations where vertical channels of NAND strings will be subsequently formed. The openings 81 may be formed by photolithography and etching.
[0030] Next, in an optional step as shown in Figure 4B, the second material 121 is selectively etched compared to the first material 19 to form front side recesses 62 in the second material 121 (i.e., layers 121a, 121b, etc). The recesses 62 may be formed by selective, isotropic wet or dry etching which selectively etches the second material 121 compared to the first material 19. The depth of each recess 62 may be 3 to 20 nm. As will be described below, this step may be omitted if desired.
[0031] As shown in Figure 4C, a plurality of discrete semiconductor, metal or silicide charge storage regions 9 are selectively formed on portions of the second material layers 121 exposed in the front side opening 81. The charge storage regions 9 comprise a plurality of charge storage segments or regions (e.g., 9a and 9b) located on the exposed edges of the second material 121 in the front side recesses 62.
[0032] In one embodiment, the charge storage regions 9 are selectively formed by selective growth of the regions on the exposed edges of the semiconductor second material layers 121 but not on the exposed insulating first material layers 19. Any suitable selective growth methods may be used to form the charge storage regions 9, such as chemical vapor deposition.
[0033] In one aspect of the selective growth embodiment, charge storage regions 9 comprise doped polysilicon regions which are selectively grown by CVD on the portions of the undoped or intrinsic second material layers 121 (e.g., undoped or intrinsic semiconductor having a polycrystalline or amorphous structure, such as polysilicon, amorphous silicon, silicon germanium or germanium) exposed in the front side opening 81. For example, the doped polysilicon regions 9 may comprise boron doped, p-type polysilicon regions (e.g., lightly or heavily doped) which are selectively, epitaxially grown on polysilicon layer 121 edges exposed in the front side openings 81. The doped polysilicon regions 9 are not grown on portions of the first material layers 19 (e.g., silicon oxide) exposed in the front side opening 81.
[0034] Any suitable silicon selective epitaxial growth (SEG) conditions may be used to form regions 9. For example, a chemical vapor deposition (CVD) SEG process which combines a silicon source gas and a silicon growth inhibitor gas which inhibits silicon growth on the oxide layers 19 may be used. Exemplary silicon source gases include silane and chloro- silanes (e.g., SiH4, S1H2Q2, and/or S1HCI3). Exemplary inhibitor gases which inhibit silicon growth on S1O2 include HC1 and/or CI2. ¾ may be used as a carrier gas while Β2¾, AsH3 and/or PH3 gases may be added to introduce dopants to the silicon regions 9. Any suitable SEG temperatures and pressures may be used, such as a temperature of 500 to 800C and a pressure of 10 mTorr to 100 Torr (i.e., LPCVD). Similar process conditions may be used to form germanium or silicon-germanium charge storage regions 9, where germane (GeH4) is substituted for silane or provided in addition to silane, at lower temperatures (e.g., 340 to 380C) and pressure of about 10 mTorr -5 Torr, such as about 1 Torr.
[0035] In another aspect of the selective growth embodiment, charge storage regions 9 comprise selectively grown metal or silicide charge storage regions, such as on the portions of the second material layers exposed in the front side opening. Any metal (i.e., pure metal or conductive metal alloy) or metal silicide which may be selectively grown on exposed semiconductor layer 121 in the opening 81 may be used. For example, the charge storage regions 9 may comprise selectively grown tungsten, molybdenum or tantalum regions that are selectively grown on the semiconductor material (e.g., silicon) 121 but not on insulating material (e.g., silicon oxide) 19 from a metal halide source gas (e.g., tungsten hexafluoride) in a CVD process.
[0036] Selective deposition of refractory metals, such as W, Mo or Ta, on silicon may be performed by metal halide source gas reduction by SiH4, where a ratio of SiH4 to metal halide is less than one. For example, as disclosed in U.S. patent numbers 5,084,417 and 5,807,788, incorporated herein by reference in their entirety, in the selective CVD process, the metal halide source gas may comprise WF6, MoF6 or TaCl5 and the deposition temperature and pressure may range from 370 to 550C and 100 to 500 mTorr, respectively. The ratio of the Sif /metal halide flow rates may range between 0.4 and 0.6.
[0037] If the front side recesses 62 are present, then the regions 9 may be selectively grown in the front side recesses 62 until their edges are about even with the edges of the insulating material 19 such that they form a relatively straight sidewall of the front side opening 81 (e.g., as much as a timed selective growth permits). Alternatively, the selective growth of regions 9 is terminated before regions 9 completely fill the recesses 62. Thus, regions 9 may partially fill recesses 62 and may remain horizontally recessed in the opening 81 compared to insulating material layers 19. Alternatively, the selective growth of regions 9 is terminated after regions 9 completely fill the recesses 62 such that the regions 9 protrude horizontally into the front side opening 81 past layers 19, as shown in Figure 5C.
[0038] In another embodiment, the regions 9 are selectively formed by doping of the semiconductor layers 121 exposed in the front side opening 81. For example, when layers 121 comprise intrinsic or undoped semiconductor layers, a timed gas phase diffusion doping may be carried out to doped the edge portions 9 of layers 121 facing the opening 81 by providing a doping gas through the opening 81. The doping is terminated before the entire volume of layers 121 are doped, such that portions of layers 121 located behind regions 9 and facing away from the opening 81 remain undoped. For example, for Group IV
semiconductor material (e.g., silicon) layers 121, the doping gas may comprise a boron containing gas, such as diborane, to form p-type doped regions 9, or a phosphorus or arsenic containing gas, such as phosphine or arsene, to form n-type doped regions 9.
[0039] In the next step shown in Figure 4C, a tunnel dielectric layer 11 is deposited over the charge storage regions 9a, 9b and the insulating first material layers 19 between the charge storage regions in the front side opening 81. Then, the channel 1 is formed by depositing channel material 1, such as a lightly doped or intrinsic polysilicon over the tunnel dielectric layer 11 in the front side opening 81. If desired, a high temperature anneal may be performed after forming the channel.
[0040] As discussed above, the entire opening 81 may be filled to form the device illustrated in Figures 2A and 2B. Alternatively, a layer of channel material may first be deposited in the opening 81 followed by deposition of an insulating fill material 2 to form the device illustrated in Figures 1A and IB. If desired, the channel 1 may be U-shaped as illustrated in Figure 3.
[0041] The channel 1 may be formed by filling the front side opening 81 with a lightly doped semiconductor material (e.g., polysilicon) and then etched back from the top to form the pillar shaped (or U-shaped) channel 1 in the opening 81. In the embodiment of Figure 3, the space between the wings of the U-channel 1 is filled with a gap fill insulating layer 103, such as silicon oxide or another material. Layer 103 may be formed by etching the stack 120 to form a rail shaped cut, followed by depositing an oxide layer followed by etch back or chemical mechanical polishing to form a planar top surface exposing the top surfaces of the channels 1. The channels are then connected to source and drain electrodes 102, 202 as shown in Figures 1-3, the select gate electrodes (not shown for clarity) are connected to select gate contacts and the control gate electrodes 3 are connected to word line contacts as known in the art.
[0042] In the next step shown in Figure 4D, the stack 120 is patterned to form one or more back side openings 84 in the stack. The back side opening(s) 84 may be formed by photolithography and anisotropic etching of the stack. Preferably, the opening(s) 84 have a slit shape.
[0043] Then, at least a portion of the second material layers 121 are removed through the back side opening 84 to form back side recesses 64 between the first material layers 19. For example, layers 121 may be removed completely by selective wet etching using a liquid etching medium which selectively etches the material of layers 121 compared to the materials of layers 19 and regions 9. For example, if layers 121 comprise undoped or intrinsic polysilicon, layers 19 comprise silicon oxide and regions 9 comprise doped polysilicon, silicide or metal, then an undoped polysilicon selective etch may be used which stops on doped polysilicon (e.g., p-type polysilicon) regions 9 which act as an etch stop.
Alternatively, the selective etch may be a timed etch which is timed to remove only a portion of the sacrificial second material layers 121 through the back side opening 84. In this case, a remaining portion of the second material layers 121 rather than regions 9 remain exposed in the back side recesses 64.
[0044] Then, as shown in Figure 4E, the blocking dielectric layer 7 (also known as an inter- poly dielectric, IPD) is then formed in the back side recesses 64 through the back side opening 84 such that the blocking dielectric coats the sides of the back side recesses 64 and the back side of layers 19 exposed in the back side opening 84. The blocking dielectric layer 7 may comprise a silicon oxide layer deposited by conformal atomic layer deposition (ALD) or chemical vapor deposition (CVD). Other high-k dielectric materials, such as hafnium oxide, or multi-layer dielectrics (e.g., ONO) may be used instead or in addition to silicon oxide. Optionally, an insulating capping layer (e.g., silicon nitride) may be deposited into the openings before the blocking dielectric 7 and may comprise a back portion of a multi-layer blocking dielectric. The blocking dielectric 7 may have a thickness of 6 to 20 nm. An optional anneal, such as a rapid thermal anneal, may be conducted after the blocking dielectric formation.
[0045] The blocking dielectric layer 7 comprises a plurality of clam-shaped blocking dielectric segments 7a, 7b in the back side recesses 64 connected to each other by vertical portions 7c of the blocking dielectric layer 7 located on the exposed edges of the first material layers 19 in the back side opening 84. As used herein a "clam" shape is a side cross sectional shape configured similar to an English letter "C". A clam shape has two segments which extend substantially parallel to each other and to the major surface 100a of the substrate 100. The two segments are connected to each other by a third segment which extends substantially perpendicular to the first two segments and the surface 100a. Each of the three segments may have a straight shape (e.g., a rectangle side cross sectional shape) or a somewhat curved shape (e.g., rising and falling with the curvature of the underlying topography). The term substantially parallel includes exactly parallel segments as well as segments which deviate by 20 degrees or less from the exact parallel configuration. The term substantially perpendicular includes exactly perpendicular segments as well as segments which deviate by 20 degrees or less from the exact perpendicular configuration. The clam shape preferably contains an opening bounded by the three segments and having a fourth side open.
[0046] The opening in the clam shaped blocking dielectric segments is then filled by a control gate 3 material. As described above, the control gate material may comprise a metal, such as tungsten or a heavily doped semiconductor, such as polysilicon. The control gate material may be deposited by CVD and fills the remaining volume of the back side recesses 64 inside the clam shaped blocking dielectric 7 segments and the entire back side opening 84. The deposition of the control gate material is followed by etching the control gate material to remove it from the back side opening 84 using anisotropic etching, while leaving the control gate material inside the back side recesses 64 in the clam shaped blocking dielectric 7 segments. The remaining control gate material inside the back side recesses 64 forms the control gates 3 of the vertical NAND string.
[0047] Figures 5A-5E illustrate a method of making a vertical NAND string according to another embodiment. The steps resulting in the structure shown in Figure 5A are the same as described above with respect to Figure 4A. However, in this embodiment, the front side recesses 62 shown in Figure 4B are omitted. In this embodiment, the charge storage regions 9 are selectively grown on exposed edges of the sacrificial layers 121 exposed in the front side opening 81. Thus, as shown in Figure 5B, the charge storage regions 9 protrude horizontally (i.e., parallel to the major surface 100a of the substrate 100) into the front side opening 81.
[0048] The process then proceeds in the same manner as described above with respect to Figures 4C-4E. Thus, the tunnel dielectric layer 11 and the channel 1 are formed in the front side opening 81, as shown in Figure 5C. The sacrificial layers 121 are at least partially removed through the back side opening 84, as shown in Figure 5D. Finally, the blocking dielectric 7 and the control gates 3 are formed through the back side opening as shown in Figure 5E.
[0049] Thus, as shown in Figures 5D-5E, the plurality of vertically spaced apart charge storage regions 9 protrude into the tunnel dielectric 11 such that the tunnel dielectric 11 and the semiconductor channel 1 curve around the plurality of vertically spaced apart charge storage regions 9. Thus, the tunnel dielectric 11 of this embodiment has a curved rather than a straight sidewalk
[0050] Figures 6A-6E illustrate a method of making a vertical NAND string according to another embodiment using a back side silicide charge storage region 9 formation. The steps resulting in the structure shown in Figure 6A are the same as described above with respect to Figure 4A-4C or 5A-5C. Thus, the initial process steps may be the same as the steps shown in Figures 4A-4C or 5A-5C and described above, to form either recessed or protruding semiconductor charge storage regions 9, tunnel dielectric 11 and channel 1 in the front side opening 81. In other words, Figure 6A illustrates an in-process device at the same stage as either Figure 4C or 5C.
[0051] Then, as shown in Figure 6B, the back side opening 84 and the back side recesses 64 are formed, using steps similar to those described above with respect to Figures 4D or 5D. The entire sacrificial material layers 121 are removed to expose the silicon (e.g., doped polysilicon) charge storage regions 9 in the back side recesses 64, as shown in Figure 6B.
[0052] Then, after the second material layers 121 are removed to expose the polysilicon charge storage regions 9 in the back side recesses 64, a metal layer 610 is formed through the back side opening 84 in the back side recesses 64, such that portions 610a of the metal layer 610 are in contact with the polysilicon charge storage regions 9, as shown in Figure 6C. The metal layer 610 may be formed using CVD or other deposition methods. The metal layer 610 may comprise any metal layer which may form a silicide when it reacts with silicon. For example, the metal layer may comprise tungsten, molybdenum, tantalum, titanium, nickel, cobalt, etc.
[0053] Following the metal layer 610 deposition step, the structure is annealed using any suitable silicidation anneal parameters to react portions 610a of the metal layer 610 with the silicon charge storage regions 9 to convert the silicon (e.g., polysilicon) charge storage regions to silicide charge storage regions 609 (e.g., 609a, 609b, etc.). The silicide charge storage regions may comprise tungsten silicide, molybdenum silicide, tantalum silicide, titanium silicide, nickel silicide, cobalt silicide, etc. [0054] Preferably, the entire silicon charge storage regions 9 are converted to silicide charge storage regions 609 so that no unreacted silicon remains in the charge storage regions.
Alternatively, only part of the silicon charge storage regions are converted to silicide charge storage regions 609, such that the charge storage regions comprise inner silicide portions adjacent to the blocking dielectric 7 and outer silicon portions adjacent to the tunnel dielectric 11. Then, as shown in Figure 6D, the remaining unreacted portions 610b of the metal layer 610 are removed by any suitable selective wet etching without removing the silicide charge storage regions 609, as is typical in a silicide formation process.
[0055] The process then proceeds in the same manner as described above with respect to Figures 4E or 5E, where the blocking dielectric 7 and the control gates 3 are formed through the back side opening 84 as shown in Figure 6E.
[0056] Figures 7A-7E illustrate a method of making a vertical NAND string according to an alternative embodiment using a back side silicide formation. In this embodiment, portions 721 of the sacrificial semiconductor layers 121, such as polysilicon or amorphous silicon layer portions 721, remain in the back side recesses 64. The charge storage regions 9 may comprise semiconductor, metal or silicide regions in this embodiment.
[0057] The steps resulting in the structure shown in Figure 7A are the same as described above with respect to Figure 4A-4C or 5A-5C or 6A. Then, as shown in Figure 6B, the back side opening 84 and the back side recesses 64 are formed, using steps similar to those described above with respect to Figures 4D or 5D. Only parts of the entire sacrificial semiconductor material layers 121 are removed to leave portions 721 of the sacrificial semiconductor layers 121 exposed in the back side recesses 64, as shown in Figure 7B.
[0058] Then, as shown in Figure 7C, a metal layer 610 is formed through the back side opening 84 in the back side recesses 64, such that portions 610a of the metal layer 610 are in contact with the remaining portions 721 of the sacrificial semiconductor layers.
[0059] Following the metal layer 610 deposition step, the structure is annealed using any suitable silicidation anneal parameters to react portions 610a of the metal layer 610 with the portions 721 of the sacrificial semiconductor layers to convert the portions 721 of the sacrificial semiconductor layers to silicide storage regions 609 (e.g., 609a, 609b).
[0060] If the charge storage regions 9 comprise silicon (e.g., polysilicon), then the silicon charge storage regions 9 may also converted to silicide charge storage regions 609 together with portions 721 so that no unreacted silicon remains in the charge storage regions, similar to the structure shown in Figure 6D.
[0061] Alternatively, as shown in Figure 7D, only the portions 721 of the sacrificial semiconductor layers are converted to silicide charge storage regions 609, leaving initial charge storage regions 9 unconverted. This forms composite charge storage regions which comprise inner silicide portions 609 adjacent to the blocking dielectric 7 and outer silicon, silicide or metal portions 9 adjacent to the tunnel dielectric 11, as shown in Figure 7D. Then, the remaining unreacted portions 610b of the metal layer 610 are removed by any suitable selective wet etching without removing the silicide charge storage regions 609, as is typical in a silicide formation process. The process then proceeds in the same manner as described above with respect to Figures 4E or 5E, where the blocking dielectric 7 and the control gates 3 are formed through the back side opening 84 as shown in Figure 7E.
[0062] Figures 8A-8B illustrate a method of making a vertical NAND string according to an alternative embodiment using a front side silicide formation. The steps resulting in the structure shown in Figure 8A are the same as described above with respect to Figures 4A-4C or 5A-5C or 6A, except for the deposition of the metal layer 810.
[0063] Thus, as shown in Figure 8 A, the stack 120 is formed and then patterned to form the front side opening 81. The charge storage regions 9 may be omitted if the sacrificial layers 121 comprise silicon (e.g., doped or undoped polysilicon or amorphous silicon), as shown in Figure 8 A. Alternatively, silicon (e.g., doped polysilicon) charge storage regions 9 may be selectively formed on the sacrificial layers 121 in the front side recesses 62, as shown in Figure 4C, or protruding into the front side opening 81, as shown in Figure 5C.
[0064] Then, a silicide forming metal layer 810 is formed in the front side opening 81. Layer 810 may comprise the same material as that described for layer 610 above. The metal layer 810 contacts the edges of the silicon sacrificial layers 121 if the charge storage regions 9 are not present or the metal layer 810 contacts the charge storage regions 9 if these regions are present in the front side opening 81.
[0065] The structure is then subjected to a silicidation anneal to react the metal layer 810 with the silicon regions exposed in the front side opening 81, as shown in Figure 8B. For example, if the charge storage regions 9 are omitted as shown in Figure 8A, then the metal layer 810 is reacted with the edge portions of the second (sacrificial silicon) material layers 121 exposed in the front side opening 81 to selectively form discrete silicide charge storage regions 809.
[0066] If the silicon charge storage regions 9 are present, then the metal layer 810 is reacted with the silicon charge storage regions 9 exposed in the front side opening 81 to convert all or parts of the silicon charge storage regions 9 to discrete silicide charge storage regions 809. If only the front parts of the silicon charge storage regions 9 are converted to silicide regions 809, then composite charge storage regions are formed. The composite charge storage regions comprise outer silicide portions 809 adjacent to the tunnel dielectric 11 and inner silicon portions 9 adjacent to the blocking dielectric 7, as shown in Figure 8C.
[0067] Then, the remaining unreacted portions of the metal layer 810 are removed by any suitable selective wet etching without removing the discrete silicide charge storage regions 809, as is typical in a silicide formation process. The process then proceeds in the same manner as described above with respect to Figures 4D-4E or 5D-5E, where the sacrificial layers 121 are removed through the back side opening 84 and then the blocking dielectric 7 and the control gates 3 are formed through the back side opening 84.
[0068] In another embodiment, the plurality of discrete semiconductor, metal or silicide charge storage regions 9, 609, 809 are nitrided to form nitrided charge storage regions. For example, any of the charge storage regions described above and shown in Figures 4, 5, 6, 7 or 8 may be annealed in a nitrogen containing ambient, such nitrogen or NO radical ambient at an elevated temperature, to convert at least a portion of the charge storage region to a nitride material.
[0069] For example, the edge or outer portion of the charge storage regions exposed in the front side opening 81 may be converted to a nitride material prior to forming the tunnel dielectric layer 11, while the inner portion of the charge storage regions facing the blocking dielectric 7 may remain a semiconductor, metal or silicide material that is not nitrided. This results in a composite charge storage region. Alternatively, the entire volume of the charge storage material may be nitrided to convert the entire charge storage material to a nitride material.
[0070] For example, when the charge storage regions 9 comprise silicon (e.g., polysilicon), the nitridation forms a silicon nitride charge storage region. When the charge storage regions 9 comprise a metal (e.g., tungsten, tantalum, titanium, etc.), the nitridation forms a metal nitride (e.g., tungsten nitride, tantalum nitride, titanium nitride, etc.) charge storage region. Thus, the plurality of vertically spaced apart charge storage regions 9 in this embodiment comprise a nitrided metal. [0071] Figures 9A-9E illustrate a method of making a vertical NAND string with a hybrid charge storage structure according to an alternative embodiment. In this embodiment, a silicon nitride charge storage layer 909 is provided in the front side opening 81 in contact with the plurality of discrete semiconductor, metal or silicide charge storage regions 9, 609, 809 described above to form a hybrid charge storage structure. Any of the charge storage regions described above and shown in Figures 4, 5, 6, 7 or 8 may be combined with the silicon nitride charge storage layer 909 to form the hybrid charge storage structure.
[0072] For example, as shown in Figures 9 A and 9B, the structure described above with respect to Figures 5A and 5B having the metal or semiconductor charge storage regions 9 protruding into the front side opening 81 is formed. Then, the silicon nitride layer 909 is formed in the front side opening 81 in contact with the charge storage regions 9, as shown in Figure 9C. While silicon nitride is a preferred material for layer 909, other continuous dielectric (i.e., electrically insulating) materials, such as silicon oxynitride, may be used instead or in addition to silicon nitride. Thus, a continuous dielectric charge storage layer 909 is located in contact with the plurality of vertically spaced apart charge storage regions 9.
[0073] The process then proceeds in the same manner as described above with respect to Figures 4D-4E or 5D-5E where the sacrificial layers 121 are removed through the back side opening 84 and then the blocking dielectric 7 and the control gates 3 are formed through the back side opening 84. If desired, at least a part of the charge storage regions may be converted to a silicide using the back side silicidation process described above with respect to Figures 6D-6E or 7D-7E. Alternatively, at least a part of the metal or semiconductor charge storage regions may be converted to a silicide or a nitride using the front side silicidation process (as shown in Figures 8A-8C) or front side nitridation process described above.
[0074] Although the foregoing refers to particular preferred embodiments, it will be understood that the invention is not so limited. It will occur to those of ordinary skill in the art that various modifications may be made to the disclosed embodiments and that such modifications are intended to be within the scope of the invention. All of the publications, patent applications and patents cited herein are incorporated herein by reference in their entirety.

Claims

WHAT IS CLAIMED IS:
1. A method of making a monolithic three dimensional NAND string, comprising:
forming a stack of alternating layers of a first material and a second material over a substrate, wherein the first material comprises an electrically insulating material and wherein the second material comprises a sacrificial material;
etching the stack to form a front side opening in the stack;
selectively forming a plurality of discrete semiconductor, metal or silicide charge storage regions on portions of the second material layers exposed in the front side opening; forming a tunnel dielectric layer over the charge storage regions in the front side opening;
forming a semiconductor channel layer over the tunnel dielectric layer in the front side opening;
etching the stack to form a back side opening in the stack;
removing at least a portion of the second material layers through the back side opening to form back side recesses between the first material layers;
forming a blocking dielectric in the back side recesses through the back side opening; and
forming control gates over the blocking dielectric in the back side recesses through the back side opening.
2. The method of claim 1, wherein the second material comprises polysilicon or amorphous silicon.
3. The method of claim 2, wherein the second material comprises intrinsic or undoped polyliscon and the charge storage regions comprise polysilicon regions.
4. The method of claim 3, wherein the step of selectively forming the plurality of discrete semiconductor, metal or silicide charge storage regions comprises selectively growing doped polysilicon regions on the portions of the second material layer exposed in the front side opening.
5. The method of claim 4, wherein the doped polysilicon regions comprise boron doped, p-type polysilicon regions and wherein the doped polysilicon regions are not grown on portions of the first material layers exposed in the front side opening.
6. The method of claim 3, wherein the step of selectively forming a plurality of discrete semiconductor, metal or silicide charge storage regions comprises doping the portions of the second material layer exposed in the front side opening.
7. The method of claim 3, further comprising:
forming a metal layer through the back side opening in the back side recesses in contact with the polysilicon charge storage regions after the step of removing at least a portion of the second material layers removes all second material layers to expose the polysilicon charge storage regions in the back side recesses;
reacting the metal layer with the polysilicon charge storage regions to convert the polysilicon charge storage regions to silicide charge storage regions; and
selectively removing unreacted portions of the metal layer without removing the silicide charge storage regions.
8. The method of claim 3, further comprising:
forming a metal layer through the back side opening in the back side recesses in contact with remaining portions of the second material layers remaining after the step of removing at least a portion of the second material layers;
reacting the metal layer with the remaining portions to form discrete silicide regions in the back side recesses in contact with the charge storage regions; and
selectively removing unreacted portions of the metal layer without removing the silicide regions.
9. The method of claim 2, wherein the step of selectively forming a plurality of discrete semiconductor, metal or silicide charge storage regions comprises selectively growing metal or silicide charge storage regions on the portions of the second material layers exposed in the front side opening.
10. The method of claim 2, wherein the step of selectively forming the plurality of discrete semiconductor, metal or silicide charge storage regions comprises:
forming a metal layer in the front side opening;
reacting the metal layer with the portions of the second material layer exposed in the front side opening to form discrete silicide charge storage regions; and
selectively removing unreacted portions of the metal layer without removing the discrete silicide charge storage regions.
11. The method of claim 1, further comprising nitriding the plurality of discrete semiconductor, metal or silicide charge storage regions to form nitrided charge storage regions.
12. The method of claim 1, further comprising forming a silicon nitride charge storage layer in the front side opening in contact with the plurality of discrete semiconductor, metal or silicide charge storage regions to form a hybrid charge storage structure.
13. The method of claim 1, further comprising recessing the second material layers in the front side opening to form front side recesses, such that the step of selectively forming a plurality of discrete semiconductor, metal or silicide charge storage regions selectively forms the plurality of discrete semiconductor, metal or silicide charge storage regions in the front side recesses.
14. The method of claim 1, wherein the step of selectively forming the plurality of discrete semiconductor, metal or silicide charge storage regions selectively forms the plurality of discrete semiconductor, metal or silicide charge storage regions which protrude into the front side opening.
15. The method of claim 1, wherein:
at least one end portion of the semiconductor channel extends vertically in a substantially perpendicular direction to a major surface of the substrate; and the plurality of discrete semiconductor, metal or silicide charge storage regions comprise a plurality of vertically spaced apart floating gates.
16. A monolithic three dimensional NAND string, comprising:
a semiconductor channel, at least one end portion of the semiconductor channel extending substantially perpendicular to a major surface of a substrate;
a plurality of control gate electrodes having a strip shape extending substantially parallel to the major surface of the substrate, wherein the plurality of control gate electrodes comprise at least a first control gate electrode located in a first device level and a second control gate electrode located in a second device level located over the major surface of the substrate and below the first device level;
a blocking dielectric located in contact with the plurality of control gate electrodes; a plurality of vertically spaced apart charge storage regions, wherein the plurality of vertically spaced apart charge storage regions comprise at least a first spaced apart charge storage region located in the first device level and a second spaced apart charge storage region located in the second device level; and
a tunnel dielectric located between each one of the plurality of the vertically spaced apart charge storage regions and the semiconductor channel;
wherein the NAND string comprises at least one of:
(a) the plurality of vertically spaced apart charge storage regions protrude into the tunnel dielectric such that the tunnel dielectric and the semiconductor channel curve around the plurality of vertically spaced apart charge storage regions;
(b) the plurality of vertically spaced apart charge storage regions comprise a nitrided metal; or
(c) a continuous dielectric charge storage layer is located in contact with the plurality of vertically spaced apart charge storage regions.
17. The monolithic three dimensional NAND string of claim 16, wherein the plurality of spaced apart charge storage regions comprise a plurality of vertically spaced apart semiconductor, metal or metal silicide floating gates.
18. The monolithic three dimensional NAND string of claim 16, wherein: the semiconductor channel has a pillar shape; and
the entire pillar-shaped semiconductor channel extends substantially perpendicularly to the major surface of the substrate.
19. The monolithic three dimensional NAND string of claim 18, further comprising one of a source or drain electrode which contacts the pillar-shaped semiconductor channel from above, and another one of a source or drain electrode which contacts the pillar-shaped semiconductor channel from below.
20. The monolithic three dimensional NAND string of claim 16, wherein:
the semiconductor channel has a U-shaped side cross section;
two wing portions of the U-shaped semiconductor channel extend substantially perpendicular to a major surface of the substrate are connected by a connecting portion which extends substantially parallel to the major surface of the substrate; and
an insulating fill is located over the connecting portion and separating two wing portions of the U-shaped semiconductor channel.
21. The monolithic three dimensional NAND string of claim 20, further comprising one of a source or drain electrode which contacts the first wing portion of the semiconductor channel from above, and another one of a source or drain electrode which contacts the second wing portion of the semiconductor channel from above.
22. The monolithic three dimensional NAND string of claim 16, wherein at least a portion of the blocking dielectric has a clam shape which surrounds a respective control gate electrode.
23. The monolithic three dimensional NAND string of claim 16, wherein the NAND string comprises: (a) the plurality of vertically spaced apart charge storage regions protrude into the tunnel dielectric such that the tunnel dielectric and the semiconductor channel curve around the plurality of vertically spaced apart charge storage regions.
24. The monolithic three dimensional NAND string of claim 16, wherein the NAND string comprises: (b) the plurality of vertically spaced apart charge storage regions comprise the nitrided metal.
25. The monolithic three dimensional NAND string of claim 16, wherein the NAND string comprises: (c) the continuous dielectric charge storage layer is located in contact with the plurality of vertically spaced apart charge storage regions.
26. The monolithic three dimensional NAND string of claim 16, wherein the NAND string comprises two or all three of (a), (b) and (c).
PCT/US2014/013117 2013-02-08 2014-01-27 Three dimensional nand device with semiconductor, metal or silicide floating gates and method of making thereof Ceased WO2014123705A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US13/762,988 2013-02-08
US13/762,988 US9397093B2 (en) 2013-02-08 2013-02-08 Three dimensional NAND device with semiconductor, metal or silicide floating gates and method of making thereof

Publications (1)

Publication Number Publication Date
WO2014123705A1 true WO2014123705A1 (en) 2014-08-14

Family

ID=50069339

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2014/013117 Ceased WO2014123705A1 (en) 2013-02-08 2014-01-27 Three dimensional nand device with semiconductor, metal or silicide floating gates and method of making thereof

Country Status (2)

Country Link
US (1) US9397093B2 (en)
WO (1) WO2014123705A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11049946B2 (en) 2015-08-31 2021-06-29 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device

Families Citing this family (136)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101539699B1 (en) * 2009-03-19 2015-07-27 삼성전자주식회사 Non-volatile memory device having three-dimensional structure and manufacturing method thereof
US10128261B2 (en) 2010-06-30 2018-11-13 Sandisk Technologies Llc Cobalt-containing conductive layers for control gate electrodes in a memory structure
US8349681B2 (en) * 2010-06-30 2013-01-08 Sandisk Technologies Inc. Ultrahigh density monolithic, three dimensional vertical NAND memory device
US8878278B2 (en) 2012-03-21 2014-11-04 Sandisk Technologies Inc. Compact three dimensional vertical NAND and method of making thereof
US8963156B2 (en) * 2013-02-22 2015-02-24 Micron Technology, Inc. Semiconductor devices including WiSX
US9099496B2 (en) 2013-04-01 2015-08-04 Sandisk Technologies Inc. Method of forming an active area with floating gate negative offset profile in FG NAND memory
US9230980B2 (en) 2013-09-15 2016-01-05 Sandisk Technologies Inc. Single-semiconductor-layer channel in a memory opening for a three-dimensional non-volatile memory device
US9508736B2 (en) * 2013-10-17 2016-11-29 Cypress Semiconductor Corporation Three-dimensional charge trapping NAND cell with discrete charge trapping film
JP2017010951A (en) 2014-01-10 2017-01-12 株式会社東芝 Semiconductor memory device and manufacturing method thereof
US9490023B2 (en) * 2014-03-19 2016-11-08 Apple Inc. Mitigation of retention drift in charge-trap non-volatile memory
US9379124B2 (en) * 2014-06-25 2016-06-28 Sandisk Technologies Inc. Vertical floating gate NAND with selectively deposited ALD metal films
US9768270B2 (en) 2014-06-25 2017-09-19 Sandisk Technologies Llc Method of selectively depositing floating gate material in a memory device
US9305932B2 (en) * 2014-06-30 2016-04-05 Sandisk Technologies Inc. Methods of making three dimensional NAND devices
US9570460B2 (en) * 2014-07-29 2017-02-14 Sandisk Technologies Llc Spacer passivation for high-aspect ratio opening film removal and cleaning
US9356031B2 (en) 2014-08-11 2016-05-31 Sandisk Technologies Inc. Three dimensional NAND string memory devices with voids enclosed between control gate electrodes
WO2016028621A1 (en) * 2014-08-20 2016-02-25 Sandisk Technologies Inc. Floating gate ultrahigh density vertical nand flash memory and method of making thereof
US9230983B1 (en) 2014-08-20 2016-01-05 Sandisk Technologies Inc. Metal word lines for three dimensional memory devices
US9230974B1 (en) 2014-08-26 2016-01-05 Sandisk Technologies Inc. Methods of selective removal of blocking dielectric in NAND memory strings
US9691884B2 (en) * 2014-08-26 2017-06-27 Sandisk Technologies Llc Monolithic three dimensional NAND strings and methods of fabrication thereof
US9576975B2 (en) 2014-08-26 2017-02-21 Sandisk Technologies Llc Monolithic three-dimensional NAND strings and methods of fabrication thereof
US9666590B2 (en) 2014-09-24 2017-05-30 Sandisk Technologies Llc High stack 3D memory and method of making
US20160118391A1 (en) * 2014-10-22 2016-04-28 SanDisk Technologies, Inc. Deuterium anneal of semiconductor channels in a three-dimensional memory structure
US9236396B1 (en) 2014-11-12 2016-01-12 Sandisk Technologies Inc. Three dimensional NAND device and method of making thereof
US9305849B1 (en) 2014-11-12 2016-04-05 Sandisk Technologies Inc. Method of making a three dimensional NAND device
US9698152B2 (en) 2014-11-13 2017-07-04 Sandisk Technologies Llc Three-dimensional memory structure with multi-component contact via structure and method of making thereof
US9570455B2 (en) 2014-11-25 2017-02-14 Sandisk Technologies Llc Metal word lines for three dimensional memory devices
US9698223B2 (en) 2014-11-25 2017-07-04 Sandisk Technologies Llc Memory device containing stress-tunable control gate electrodes
US9496419B2 (en) 2014-11-25 2016-11-15 Sandisk Technologies Llc Ruthenium nucleation layer for control gate electrodes in a memory structure
US9793288B2 (en) 2014-12-04 2017-10-17 Sandisk Technologies Llc Methods of fabricating memory device with spaced-apart semiconductor charge storage regions
US9754956B2 (en) 2014-12-04 2017-09-05 Sandisk Technologies Llc Uniform thickness blocking dielectric portions in a three-dimensional memory structure
US9553100B2 (en) * 2014-12-04 2017-01-24 Sandisk Techologies Llc Selective floating gate semiconductor material deposition in a three-dimensional memory structure
US10741572B2 (en) 2015-02-04 2020-08-11 Sandisk Technologies Llc Three-dimensional memory device having multilayer word lines containing selectively grown cobalt or ruthenium and method of making the same
US9780182B2 (en) 2015-02-04 2017-10-03 Sandisk Technologies Llc Molybdenum-containing conductive layers for control gate electrodes in a memory structure
US9984963B2 (en) 2015-02-04 2018-05-29 Sandisk Technologies Llc Cobalt-containing conductive layers for control gate electrodes in a memory structure
US9799671B2 (en) 2015-04-07 2017-10-24 Sandisk Technologies Llc Three-dimensional integration schemes for reducing fluorine-induced electrical shorts
US9524977B2 (en) 2015-04-15 2016-12-20 Sandisk Technologies Llc Metal-semiconductor alloy region for enhancing on current in a three-dimensional memory structure
US9601508B2 (en) 2015-04-27 2017-03-21 Sandisk Technologies Llc Blocking oxide in memory opening integration scheme for three-dimensional memory structure
US9627403B2 (en) 2015-04-30 2017-04-18 Sandisk Technologies Llc Multilevel memory stack structure employing support pillar structures
JP2016225613A (en) 2015-05-26 2016-12-28 株式会社半導体エネルギー研究所 Semiconductor device and driving method of semiconductor device
US9419012B1 (en) 2015-06-19 2016-08-16 Sandisk Technologies Llc Three-dimensional memory structure employing air gap isolation
US10622368B2 (en) 2015-06-24 2020-04-14 Sandisk Technologies Llc Three-dimensional memory device with semicircular metal-semiconductor alloy floating gate electrodes and methods of making thereof
US9613977B2 (en) 2015-06-24 2017-04-04 Sandisk Technologies Llc Differential etch of metal oxide blocking dielectric layer for three-dimensional memory devices
US9530785B1 (en) 2015-07-21 2016-12-27 Sandisk Technologies Llc Three-dimensional memory devices having a single layer channel and methods of making thereof
US9627399B2 (en) 2015-07-24 2017-04-18 Sandisk Technologies Llc Three-dimensional memory device with metal and silicide control gates
US9646975B2 (en) 2015-09-21 2017-05-09 Sandisk Technologies Llc Lateral stack of cobalt and a cobalt-semiconductor alloy for control gate electrodes in a memory structure
US9576966B1 (en) 2015-09-21 2017-02-21 Sandisk Technologies Llc Cobalt-containing conductive layers for control gate electrodes in a memory structure
US9806089B2 (en) 2015-09-21 2017-10-31 Sandisk Technologies Llc Method of making self-assembling floating gate electrodes for a three-dimensional memory device
US9842907B2 (en) * 2015-09-29 2017-12-12 Sandisk Technologies Llc Memory device containing cobalt silicide control gate electrodes and method of making thereof
US9780108B2 (en) * 2015-10-19 2017-10-03 Sandisk Technologies Llc Ultrathin semiconductor channel three-dimensional memory devices
US9876025B2 (en) 2015-10-19 2018-01-23 Sandisk Technologies Llc Methods for manufacturing ultrathin semiconductor channel three-dimensional memory devices
US9659955B1 (en) 2015-10-28 2017-05-23 Sandisk Technologies Llc Crystalinity-dependent aluminum oxide etching for self-aligned blocking dielectric in a memory structure
US9793139B2 (en) 2015-10-29 2017-10-17 Sandisk Technologies Llc Robust nucleation layers for enhanced fluorine protection and stress reduction in 3D NAND word lines
US9831125B2 (en) * 2015-12-14 2017-11-28 Toshiba Memory Corporation Method for manufacturing semiconductor device
US9589839B1 (en) 2016-02-01 2017-03-07 Sandisk Technologies Llc Method of reducing control gate electrode curvature in three-dimensional memory devices
US9728551B1 (en) 2016-02-04 2017-08-08 Sandisk Technologies Llc Multi-tier replacement memory stack structure integration scheme
US10115732B2 (en) 2016-02-22 2018-10-30 Sandisk Technologies Llc Three dimensional memory device containing discrete silicon nitride charge storage regions
US9711530B1 (en) 2016-03-25 2017-07-18 Sandisk Technologies Llc Locally-trap-characteristic-enhanced charge trap layer for three-dimensional memory structures
US9812463B2 (en) 2016-03-25 2017-11-07 Sandisk Technologies Llc Three-dimensional memory device containing vertically isolated charge storage regions and method of making thereof
US10121794B2 (en) 2016-06-20 2018-11-06 Sandisk Technologies Llc Three-dimensional memory device having epitaxial germanium-containing vertical channel and method of making thereof
US10361213B2 (en) 2016-06-28 2019-07-23 Sandisk Technologies Llc Three dimensional memory device containing multilayer wordline barrier films and method of making thereof
US10355139B2 (en) 2016-06-28 2019-07-16 Sandisk Technologies Llc Three-dimensional memory device with amorphous barrier layer and method of making thereof
US9978768B2 (en) 2016-06-29 2018-05-22 Sandisk Technologies Llc Method of making three-dimensional semiconductor memory device having laterally undulating memory films
US9659866B1 (en) 2016-07-08 2017-05-23 Sandisk Technologies Llc Three-dimensional memory structures with low source line resistance
US10529620B2 (en) 2016-07-13 2020-01-07 Sandisk Technologies Llc Three-dimensional memory device containing word lines formed by selective tungsten growth on nucleation controlling surfaces and methods of manufacturing the same
US10381372B2 (en) 2016-07-13 2019-08-13 Sandisk Technologies Llc Selective tungsten growth for word lines of a three-dimensional memory device
US9881929B1 (en) 2016-10-27 2018-01-30 Sandisk Technologies Llc Multi-tier memory stack structure containing non-overlapping support pillar structures and method of making thereof
US9991277B1 (en) 2016-11-28 2018-06-05 Sandisk Technologies Llc Three-dimensional memory device with discrete self-aligned charge storage elements and method of making thereof
US20180166460A1 (en) * 2016-12-14 2018-06-14 Toshiba Memory Corporation Semiconductor device and method for manufacturing same
KR102665676B1 (en) * 2016-12-19 2024-05-14 에스케이하이닉스 주식회사 Semiconductor device and manufacturing method thereof
US10115735B2 (en) 2017-02-24 2018-10-30 Sandisk Technologies Llc Semiconductor device containing multilayer titanium nitride diffusion barrier and method of making thereof
US9960180B1 (en) 2017-03-27 2018-05-01 Sandisk Technologies Llc Three-dimensional memory device with partially discrete charge storage regions and method of making thereof
KR20200014801A (en) 2017-06-02 2020-02-11 가부시키가이샤 한도오따이 에네루기 켄큐쇼 Semiconductor devices, electronic components, and electronic devices
US11152366B2 (en) 2017-06-08 2021-10-19 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for driving semiconductor device
US10593693B2 (en) 2017-06-16 2020-03-17 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing semiconductor device
US10438964B2 (en) 2017-06-26 2019-10-08 Sandisk Technologies Llc Three-dimensional memory device having direct source contact and metal oxide blocking dielectric and method of making thereof
US11682667B2 (en) 2017-06-27 2023-06-20 Semiconductor Energy Laboratory Co., Ltd. Memory cell including cell transistor including control gate and charge accumulation layer
US10665604B2 (en) 2017-07-21 2020-05-26 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device, semiconductor wafer, memory device, and electronic device
CN107968091A (en) * 2017-11-16 2018-04-27 长江存储科技有限责任公司 The 3D NAND preparation methods of high quality clearance layer between a kind of common source tungsten wall and tungsten grid
US10868033B2 (en) 2017-11-16 2020-12-15 Yangtze Memory Technologies Co., Ltd. Three-dimensional memory devices and fabricating methods thereof
US10229931B1 (en) 2017-12-05 2019-03-12 Sandisk Technologies Llc Three-dimensional memory device containing fluorine-free tungsten—word lines and methods of manufacturing the same
US10256247B1 (en) 2018-02-08 2019-04-09 Sandisk Technologies Llc Three-dimensional memory device with silicided word lines, air gap layers and discrete charge storage elements, and method of making thereof
US11217532B2 (en) 2018-03-14 2022-01-04 Sandisk Technologies Llc Three-dimensional memory device containing compositionally graded word line diffusion barrier layer for and methods of forming the same
JP7051511B2 (en) * 2018-03-21 2022-04-11 キオクシア株式会社 Semiconductor devices and their manufacturing methods
US10468413B2 (en) 2018-04-06 2019-11-05 Sandisk Technologies Llc Method for forming hydrogen-passivated semiconductor channels in a three-dimensional memory device
US10756186B2 (en) 2018-04-12 2020-08-25 Sandisk Technologies Llc Three-dimensional memory device including germanium-containing vertical channels and method of making the same
US10516025B1 (en) 2018-06-15 2019-12-24 Sandisk Technologies Llc Three-dimensional NAND memory containing dual protrusion charge trapping regions and methods of manufacturing the same
US10741576B2 (en) 2018-08-20 2020-08-11 Sandisk Technologies Llc Three-dimensional memory device containing drain-select-level air gap and methods of making the same
US10797060B2 (en) 2018-12-17 2020-10-06 Sandisk Technologies Llc Three-dimensional memory device having stressed vertical semiconductor channels and method of making the same
US10797061B2 (en) 2018-12-17 2020-10-06 Sandisk Technologies Llc Three-dimensional memory device having stressed vertical semiconductor channels and method of making the same
EP3711091B1 (en) 2018-12-17 2025-08-20 Sandisk Technologies, Inc. Three-dimensional memory device having stressed vertical semiconductor channels and method of making the same
US11721727B2 (en) 2018-12-17 2023-08-08 Sandisk Technologies Llc Three-dimensional memory device including a silicon-germanium source contact layer and method of making the same
US10985172B2 (en) 2019-01-18 2021-04-20 Sandisk Technologies Llc Three-dimensional memory device with mobility-enhanced vertical channels and methods of forming the same
US10700078B1 (en) 2019-02-18 2020-06-30 Sandisk Technologies Llc Three-dimensional flat NAND memory device having curved memory elements and methods of making the same
US10700090B1 (en) 2019-02-18 2020-06-30 Sandisk Technologies Llc Three-dimensional flat NAND memory device having curved memory elements and methods of making the same
WO2020177048A1 (en) * 2019-03-04 2020-09-10 Yangtze Memory Technologies Co., Ltd. Three-dimensional memory devices
US10964752B2 (en) 2019-06-13 2021-03-30 Western Digital Technologies, Inc. Three-dimensional memory device including laterally constricted current paths and methods of manufacturing the same
US11043537B2 (en) 2019-06-13 2021-06-22 Western Digital Technologies, Inc. Three-dimensional phase change memory device including vertically constricted current paths and methods of manufacturing the same
US11239254B2 (en) 2019-08-02 2022-02-01 Sandisk Technologies Llc Three-dimensional memory device containing epitaxial ferroelectric memory elements and methods for forming the same
US11049880B2 (en) * 2019-08-02 2021-06-29 Sandisk Technologies Llc Three-dimensional memory device containing epitaxial ferroelectric memory elements and methods for forming the same
KR102740372B1 (en) 2019-09-03 2024-12-12 삼성전자주식회사 Semiconductor devices
KR102737080B1 (en) * 2019-09-20 2024-12-03 삼성전자주식회사 Semiconductor memory device and method of forming the same
KR102743238B1 (en) * 2019-09-30 2024-12-17 에스케이하이닉스 주식회사 Semiconductor device and method for fabricating the same
US11296028B2 (en) 2019-12-20 2022-04-05 Sandisk Technologies Llc Semiconductor device containing metal-organic framework inter-line insulator structures and methods of manufacturing the same
US11387250B2 (en) 2019-12-20 2022-07-12 Sandisk Technologies Llc Three-dimensional memory device containing metal-organic framework inter-word line insulating layers
US12035535B2 (en) 2019-12-27 2024-07-09 Sandisk Technologies Llc Three-dimensional NOR array including vertical word lines and discrete memory elements and methods of manufacture
US11114534B2 (en) 2019-12-27 2021-09-07 Sandisk Technologies Llc Three-dimensional nor array including vertical word lines and discrete channels and methods of making the same
US11114462B1 (en) 2020-02-19 2021-09-07 Sandisk Technologies Llc Three-dimensional memory device with composite charge storage structures and methods for forming the same
US11101289B1 (en) 2020-02-19 2021-08-24 Sandisk Technologies Llc Three-dimensional memory device with composite charge storage structures and methods for forming the same
US12432917B2 (en) 2020-02-26 2025-09-30 SanDisk Technologies, Inc. Three-dimensional memory device including discrete memory elements and method of making the same
US11569260B2 (en) 2020-02-26 2023-01-31 Sandisk Technologies Llc Three-dimensional memory device including discrete memory elements and method of making the same
US11469241B2 (en) 2020-04-15 2022-10-11 Sandisk Technologies Llc Three-dimensional memory device including discrete charge storage elements and methods of forming the same
US11387244B2 (en) 2020-04-15 2022-07-12 Sandisk Technologies Llc Three-dimensional memory device including discrete charge storage elements and methods of forming the same
US12267998B2 (en) 2020-04-15 2025-04-01 SanDisk Technologies, Inc. Three-dimensional memory device including discrete charge storage elements and methods of forming the same
US12453088B2 (en) 2020-04-15 2025-10-21 SanDisk Technologies, Inc. Three-dimensional memory device including discrete charge storage elements and methods of forming the same
US11659711B2 (en) 2020-04-15 2023-05-23 Sandisk Technologies Llc Three-dimensional memory device including discrete charge storage elements and methods of forming the same
US11430736B2 (en) 2020-08-24 2022-08-30 Sandisk Technologies Llc Semiconductor device including having metal organic framework interlayer dielectric layer between metal lines and methods of forming the same
US11417683B2 (en) * 2020-10-22 2022-08-16 Macronix International Co., Ltd. Flash memory and method of fabricating the same
TWI745132B (en) * 2020-10-22 2021-11-01 旺宏電子股份有限公司 Flash memory
US11631695B2 (en) 2020-10-30 2023-04-18 Sandisk Technologies Llc Three-dimensional memory device containing composite word lines containing metal and silicide and method of making thereof
US11482531B2 (en) 2021-02-08 2022-10-25 Sandisk Technologies Llc Three-dimensional memory device including multi-bit charge storage elements and methods for forming the same
US11631686B2 (en) 2021-02-08 2023-04-18 Sandisk Technologies Llc Three-dimensional memory array including dual work function floating gates and method of making the same
US11749736B2 (en) 2021-03-01 2023-09-05 Sandisk Technologies Llc Three-dimensional memory device including discrete charge storage elements and methods for forming the same
US11515326B2 (en) 2021-03-04 2022-11-29 Sandisk Technologies Llc Three-dimensional memory device including laterally-undulating memory material layers and methods for forming the same
US11877452B2 (en) 2021-03-04 2024-01-16 Sandisk Technologies Llc Three-dimensional memory device including laterally-undulating memory material layers and methods for forming the same
US12414296B2 (en) 2021-04-29 2025-09-09 SanDisk Technologies, Inc. Three dimensional memory device and method of making thereof by forming channel and memory film after word line replacement
US12101936B2 (en) 2021-04-29 2024-09-24 Sandisk Technologies Llc Three dimensional memory device and method of making thereof by forming channel and memory film after word line replacement
US12185540B2 (en) 2021-04-29 2024-12-31 Sandisk Technologies Llc Three dimensional memory device and method of making thereof by forming channel and memory film after word line replacement
US11990413B2 (en) 2021-08-11 2024-05-21 Sandisk Technologies Llc Three-dimensional memory device including aluminum alloy word lines and method of making the same
US12029037B2 (en) 2021-10-21 2024-07-02 Sandisk Technologies Llc Three-dimensional memory device with discrete charge storage elements and methods for forming the same
US12255242B2 (en) 2022-01-28 2025-03-18 Sandisk Technologies Inc. Three-dimensional memory device including vertical stack of tubular graded silicon oxynitride portions
US12094943B2 (en) 2022-01-28 2024-09-17 Sandisk Technologies Llc Three-dimensional memory device including hammerhead-shaped word lines and methods of manufacturing the same
US12575100B2 (en) 2022-04-20 2026-03-10 SanDisk Technologies, Inc. Three-dimensional memory device including discrete charge storage elements and method of making thereof
US12557278B2 (en) 2022-07-07 2026-02-17 SanDisk Technologies, Inc. Three-dimensional memory device including variable thickness semiconductor channels and method of forming the same
US12457738B2 (en) 2022-11-29 2025-10-28 SanDisk Technologies, Inc. Three-dimensional memory device containing engineered charge storage elements and methods for forming the same
CN116528589B (en) * 2023-06-01 2023-11-03 联和存储科技(江苏)有限公司 3D NAND flash memory device and manufacturing method
TWI895021B (en) * 2024-06-24 2025-08-21 旺宏電子股份有限公司 Three-dimensional memory device

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5084417A (en) 1989-01-06 1992-01-28 International Business Machines Corporation Method for selective deposition of refractory metals on silicon substrates and device formed thereby
US5807788A (en) 1996-11-20 1998-09-15 International Business Machines Corporation Method for selective deposition of refractory metal and device formed thereby
US5915167A (en) 1997-04-04 1999-06-22 Elm Technology Corporation Three dimensional structure memory
WO2009084206A1 (en) * 2007-12-27 2009-07-09 Kabushiki Kaisha Toshiba Semiconductor memory device and method for manufacturing same
US20110147824A1 (en) * 2009-12-16 2011-06-23 Samsung Electronics Co., Ltd. Semiconductor devices and methods for fabricating the same
US20120001247A1 (en) * 2010-06-30 2012-01-05 Sandisk Corporation Ultrahigh density vertical nand memory device and method of making thereof
US20120184078A1 (en) * 2011-01-17 2012-07-19 Kabushiki Kaisha Toshiba Method for manufacturing semiconductor memory device
US20120217564A1 (en) * 2011-02-25 2012-08-30 Tang Sanh D Semiconductor charge storage apparatus and methods

Family Cites Families (35)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5792918B2 (en) 2000-08-14 2015-10-14 サンディスク・スリー・ディ・リミテッド・ライアビリティ・カンパニーＳａｎｄｉｓｋ ３Ｄ Ｌｌｃ Highly integrated memory device
US7233522B2 (en) 2002-12-31 2007-06-19 Sandisk 3D Llc NAND memory array incorporating capacitance boosting of channel regions in unselected memory cells and method for operation of same
US7221588B2 (en) 2003-12-05 2007-05-22 Sandisk 3D Llc Memory array incorporating memory cells arranged in NAND strings
US7177191B2 (en) 2004-12-30 2007-02-13 Sandisk 3D Llc Integrated circuit including memory array incorporating multiple types of NAND string structures
US7535060B2 (en) 2006-03-08 2009-05-19 Freescale Semiconductor, Inc. Charge storage structure formation in transistor with vertical channel region
JP5016832B2 (en) 2006-03-27 2012-09-05 株式会社東芝 Nonvolatile semiconductor memory device and manufacturing method thereof
US7575973B2 (en) 2007-03-27 2009-08-18 Sandisk 3D Llc Method of making three dimensional NAND memory
US7851851B2 (en) 2007-03-27 2010-12-14 Sandisk 3D Llc Three dimensional NAND memory
US7514321B2 (en) 2007-03-27 2009-04-07 Sandisk 3D Llc Method of making three dimensional NAND memory
US7745265B2 (en) 2007-03-27 2010-06-29 Sandisk 3D, Llc Method of making three dimensional NAND memory
US7848145B2 (en) 2007-03-27 2010-12-07 Sandisk 3D Llc Three dimensional NAND memory
US7808038B2 (en) 2007-03-27 2010-10-05 Sandisk 3D Llc Method of making three dimensional NAND memory
KR101226685B1 (en) 2007-11-08 2013-01-25 삼성전자주식회사 Vertical type semiconductor device and Method of manufacturing the same
JP5142692B2 (en) 2007-12-11 2013-02-13 株式会社東芝 Nonvolatile semiconductor memory device
US7745312B2 (en) 2008-01-15 2010-06-29 Sandisk 3D, Llc Selective germanium deposition for pillar devices
JP4802313B2 (en) 2008-08-01 2011-10-26 ニッコー株式会社 Holding device for piezoelectric vibrator
JP5288936B2 (en) 2008-08-12 2013-09-11 株式会社東芝 Nonvolatile semiconductor memory device
KR101478678B1 (en) 2008-08-21 2015-01-02 삼성전자주식회사 Nonvolatile memory device and manufacturing method thereof
US7994011B2 (en) 2008-11-12 2011-08-09 Samsung Electronics Co., Ltd. Method of manufacturing nonvolatile memory device and nonvolatile memory device manufactured by the method
KR101527192B1 (en) 2008-12-10 2015-06-10 삼성전자주식회사 Nonvolatile memory device and manufacturing method thereof
JP5317664B2 (en) 2008-12-17 2013-10-16 株式会社東芝 Method for manufacturing nonvolatile semiconductor memory device
KR101495806B1 (en) * 2008-12-24 2015-02-26 삼성전자주식회사 Nonvolatile memory element
US20100155818A1 (en) 2008-12-24 2010-06-24 Heung-Jae Cho Vertical channel type nonvolatile memory device and method for fabricating the same
US8816424B2 (en) * 2008-12-26 2014-08-26 SK Hynix Inc. Nonvolatile memory device
KR101481104B1 (en) 2009-01-19 2015-01-13 삼성전자주식회사 Nonvolatile memory device and manufacturing method thereof
JP5364394B2 (en) 2009-02-16 2013-12-11 株式会社東芝 Nonvolatile semiconductor memory device
KR101616089B1 (en) 2009-06-22 2016-04-28 삼성전자주식회사 Three dimensional semiconductor memory device
KR101584113B1 (en) 2009-09-29 2016-01-13 삼성전자주식회사 3 Three Dimensional Semiconductor Memory Device And Method Of Fabricating The Same
KR101623546B1 (en) * 2010-05-28 2016-05-23 삼성전자주식회사 Three dimensional semiconductor device and method for manufacturing the same
US8193054B2 (en) 2010-06-30 2012-06-05 SanDisk Technologies, Inc. Ultrahigh density vertical NAND memory device and method of making thereof
US8349681B2 (en) 2010-06-30 2013-01-08 Sandisk Technologies Inc. Ultrahigh density monolithic, three dimensional vertical NAND memory device
US8187936B2 (en) 2010-06-30 2012-05-29 SanDisk Technologies, Inc. Ultrahigh density vertical NAND memory device and method of making thereof
KR20130025207A (en) * 2011-09-01 2013-03-11 삼성전자주식회사 Semiconductor device and forming the same
KR101949375B1 (en) * 2012-03-08 2019-04-25 에스케이하이닉스 주식회사 Method for fabricating nonvolatile memory device
KR20130123165A (en) * 2012-05-02 2013-11-12 에스케이하이닉스 주식회사 Semiconductor device and method of manufacturing the same

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5084417A (en) 1989-01-06 1992-01-28 International Business Machines Corporation Method for selective deposition of refractory metals on silicon substrates and device formed thereby
US5807788A (en) 1996-11-20 1998-09-15 International Business Machines Corporation Method for selective deposition of refractory metal and device formed thereby
US5915167A (en) 1997-04-04 1999-06-22 Elm Technology Corporation Three dimensional structure memory
WO2009084206A1 (en) * 2007-12-27 2009-07-09 Kabushiki Kaisha Toshiba Semiconductor memory device and method for manufacturing same
US20110147824A1 (en) * 2009-12-16 2011-06-23 Samsung Electronics Co., Ltd. Semiconductor devices and methods for fabricating the same
US20120001247A1 (en) * 2010-06-30 2012-01-05 Sandisk Corporation Ultrahigh density vertical nand memory device and method of making thereof
US20120184078A1 (en) * 2011-01-17 2012-07-19 Kabushiki Kaisha Toshiba Method for manufacturing semiconductor memory device
US20120217564A1 (en) * 2011-02-25 2012-08-30 Tang Sanh D Semiconductor charge storage apparatus and methods

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11049946B2 (en) 2015-08-31 2021-06-29 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US11777005B2 (en) 2015-08-31 2023-10-03 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US12132090B2 (en) 2015-08-31 2024-10-29 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device

Also Published As

Publication number Publication date
US20140225181A1 (en) 2014-08-14
US9397093B2 (en) 2016-07-19

Similar Documents

Publication Publication Date Title
US9397093B2 (en) Three dimensional NAND device with semiconductor, metal or silicide floating gates and method of making thereof
US8928061B2 (en) Three dimensional NAND device with silicide containing floating gates
US9159739B2 (en) Floating gate ultrahigh density vertical NAND flash memory
US9093480B2 (en) Spacer passivation for high aspect ratio etching of multilayer stacks for three dimensional NAND device
EP3504737B1 (en) Three-dimensional memory device with charge carrier injection wells for vertical channels and method of making and using thereof
US9443867B2 (en) Method of making damascene select gate in memory device
EP3224863B1 (en) Metal word lines for three dimensional memory devices
US9099496B2 (en) Method of forming an active area with floating gate negative offset profile in FG NAND memory
US9305932B2 (en) Methods of making three dimensional NAND devices
US9252151B2 (en) Three dimensional NAND device with birds beak containing floating gates and method of making thereof
EP3183747B1 (en) Metal word lines for three dimensional memory devices
USRE45554E1 (en) 3D vertical NAND and method of making thereof by front and back side processing
US9397107B2 (en) Methods of making three dimensional NAND devices
WO2014011415A1 (en) Three dimensional nand device and method of charge trap layer separation and floating gate formation in the nand device
US20220045087A1 (en) Three-dimensional memory device with high mobility channels and nickel aluminum silicide or germanide drain contacts and method of making the same
US11495613B2 (en) Three-dimensional memory device with high mobility channels and nickel aluminum silicide or germanide drain contacts and method of making the same
EP3183748B1 (en) Floating gate ultrahigh density vertical nand flash memory and method of making thereof
WO2022031354A1 (en) Three-dimensional memory device with high mobility channels and nickel aluminum silicide or germanide drain contacts and method of making the same

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 14703240

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 14703240

Country of ref document: EP

Kind code of ref document: A1