WO2013189212A1 - Procédé et dispositif de commande d'utilisation de page de bits autres que de poids faible dans un dispositif de stockage - Google Patents

Procédé et dispositif de commande d'utilisation de page de bits autres que de poids faible dans un dispositif de stockage Download PDF

Info

Publication number
WO2013189212A1
WO2013189212A1 PCT/CN2013/075272 CN2013075272W WO2013189212A1 WO 2013189212 A1 WO2013189212 A1 WO 2013189212A1 CN 2013075272 W CN2013075272 W CN 2013075272W WO 2013189212 A1 WO2013189212 A1 WO 2013189212A1
Authority
WO
WIPO (PCT)
Prior art keywords
significant bit
bit page
page
storage device
significant
Prior art date
Application number
PCT/CN2013/075272
Other languages
English (en)
Chinese (zh)
Inventor
邓恩华
李志雄
Original Assignee
深圳市江波龙电子有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 深圳市江波龙电子有限公司 filed Critical 深圳市江波龙电子有限公司
Publication of WO2013189212A1 publication Critical patent/WO2013189212A1/fr

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
    • G11C16/349—Arrangements for evaluating degradation, retention or wearout, e.g. by counting erase cycles
    • G11C16/3495—Circuits or methods to detect or delay wearout of nonvolatile EPROM or EEPROM memory devices, e.g. by counting numbers of erase or reprogram cycles, by using multiple memory areas serially or cyclically
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G06F11/1048—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices using arrangements adapted for a specific error detection or correction feature

Definitions

  • the present invention belongs to the field of data storage technologies for memories, and in particular, to a method and apparatus for controlling the use of non-least significant bit pages in a storage device.
  • Flash memory can be divided into single-level cell flash memory according to its internal architecture (Single-Level Cell, SLC) and multi-level cell flash (Multi-Level Cell, MLC).
  • SLC Single-Level Cell
  • MLC multi-level cell flash
  • the flash memory internally contains multiple memory blocks, each of which consists of multiple pages.
  • SLC the lifetime of all pages (ie, the number of erases, reads and writes) is the same, more than 100,000 times.
  • MLC only the service life of the least significant page can reach the life of the page in the SLC, and the service life of the non-least significant page is only about 10,000 times.
  • the prior art uses the "equal wear" method to use the MLC, that is, the use of the page to ensure that the erasure, read and write times of each page is basically the same.
  • the number of erasures of the least significant bit page and the non-least significant bit page in the MLC is different, when the number of times of erasing of the non-least significant bit page reaches the limit, the entire flash memory is discarded or used incorrectly, such as data loss, Store data, etc.
  • adopting the “equal wear” method only improves the overall utilization of the flash memory within the same lifetime, and fails to improve the service life of the least significant bit page in the flash memory, that is, when the life of the non-least significant bit page reaches the limit, the whole Flash life will also reach its limit, but the life of the least significant page in the MLC has not reached its limit, wasting part of the life of the least significant page.
  • the embodiment of the present invention is implemented by the method for controlling the use of a non-least significant bit page in a storage device, and the method includes:
  • Another object of the embodiments of the present invention is to provide an apparatus for controlling the use of non-least significant bit pages in a storage device, the apparatus comprising:
  • a setting unit configured to set a threshold value of the number of times of use of the non-least significant digit page or a threshold value of the number of error corrections
  • a counting unit for recording the number of times of using or not correcting the number of each non-least significant bit page
  • control unit configured to: when the number of times of use in the non-least significant bit page reaches a critical value of the number of uses, or the proportion of non-least significant digit pages whose error correction number reaches a critical value of the number of error corrections reaches a pre-pre When the value is set, the non-least significant bit page is corrected.
  • the embodiment of the present invention sets the threshold value of the number of times of use of the non-least significant digits or the threshold of the number of error corrections, and the number of times of use in the non-least significant digit page reaches the number of uses.
  • the threshold value, or the ratio of the number of non-least significant digits of the error correction number reaching the critical value of the error correction number reaches a preset value, correcting the non-least significant digit page, so that the corrected storage device is not
  • the least significant page reaches the critical value of its service life, the least significant page can still be used, which effectively prolongs the service life of the storage device and has strong practicability.
  • FIG. 1 is a flowchart of an implementation of a method for controlling a non-least significant bit page in a storage device according to Embodiment 1 of the present invention
  • FIG. 2 is a structural diagram of a device for controlling a non-least significant bit page in a storage device according to Embodiment 2 of the present invention.
  • Embodiment 1 is a diagrammatic representation of Embodiment 1:
  • FIG. 1 is a flowchart showing an implementation process of controlling a non-least significant bit page in a storage device according to Embodiment 1 of the present invention. The process is detailed as follows:
  • step S101 a critical value of the number of times of use of the non-least significant digit page or a critical value of the number of error corrections is set.
  • the number of uses includes erasure, reading and writing, and the like.
  • the critical value of the number of error corrections refers to the maximum number of errors in any non-least significant bit page exceeding the error correctable error of the error correction code.
  • step S102 the number of uses or the number of error corrections for each non-least significant bit page is recorded.
  • the number of uses of each non-least significant bit page can be recorded by a counting unit or the like, that is, the counting unit is incremented by one for each erasing or reading and writing operation of the non-least significant bit page.
  • the number of error corrections of each non-least significant bit page is recorded by a counting unit or the like.
  • the non-least significant bit page is repeatedly read and written, the data may be in error. As the number of reading and writing increases, the number of errors will increase. When the number of errors in any non-least significant bit page exceeds the maximum value of the error correction code correctable error, the non-least significant bit page will be destroyed.
  • the number of error corrections of each non-least significant bit page may be recorded, and when the number of error correction numbers reaches the critical value of the number of error correction numbers, corresponding processing is performed.
  • step S103 when the number of uses in the non-least significant bit page reaches the critical value of the number of uses, or the proportion of the non-least significant bit page whose error correction number reaches the critical value of the error correction number reaches When the value is set, the non-least significant bit page is corrected so that the least significant bit page in the corrected storage device can continue to be used.
  • the threshold for the threshold value and the preset value in this embodiment is not the “each” non-least significant bit page, but in the flash memory.
  • the "most" non-least significant bit page that is, when the "most non-least significant bit page" is used, or when the number of error corrections reaches a critical value, corrects all non-least significant bit pages in the flash memory. For example, there are 100 non-least significant bit pages in a flash memory, and the threshold value of each non-least significant bit page usage is 1000. When 90% of the non-least significant bit pages in the flash memory reach 1000, the flash memory is corrected. All non-least significant digit pages in .
  • modifying the non-least significant bit page specifically includes:
  • the mass production station when the non-least significant bit page is corrected, first determining the first mass production mode of the storage device, when the first mass production mode is a non-least significant bit page and a least significant bit page hybrid management mode, When the number of times of use in the non-least significant digit page reaches the critical value of the number of uses, or the proportion of the non-least significant digit page whose error correction number reaches the critical value of the number of error correction reaches a preset value, the mass production station again The storage device deletes the non-least significant bit page and related information (including the storage address information corresponding to the non-least significant bit page) in the storage device, and the non-least significant bit page in the storage device cannot be used anymore. The storage space of the storage device becomes smaller, but the least significant bit page in the storage device can continue to be used.
  • the first mass production mode is the non-least significant bit page and the least significant bit page separate management mode, that is, all the least significant bit pages are composed of a part, all the non-least significant bit pages are composed of a part, and each part has its corresponding file system. .
  • the file system corresponding to the portion of the non-least significant bit page is such that all non-least significant bit pages in the storage device will no longer be usable, but the least significant bit page in the storage device can continue to be used.
  • a status bit may also be set in advance in the storage device, and the initial state of the status bit is an invalid state. All non-least significant bit pages and least significant bit pages in the storage device can be used. When the number of times of use in the non-least significant bit page reaches the critical value of the number of uses, or the proportion of the non-least significant digit page whose error correction number reaches the critical value of the error correction number reaches a preset value, The status is in an active state. At this time, all non-least significant bit pages in the storage device will no longer be usable, but the least significant page in the storage device can continue to be used.
  • the “proportion” and the “number” are different in the embodiment, the “number” is a static value, and the “proportion” is a dynamic value, for example, if the setting is "Number”, “Number” is 6, and a storage device has a small storage space, and there are only 5 non-least significant bit pages, and the number of uses of all non-least valid pages reaches the critical value of the number of uses. When the number of error corrections reaches the critical value of the number of error corrections, the condition for correction cannot be satisfied.
  • ratio is set to "scale", for example, "proportion" is 60%, if there are only 5 non-least significant digit pages, as long as the number of uses of 3 non-least significant digit pages reaches the critical value of the number of uses, or When the number of error corrections reaches the critical value of the number of error corrections, correction can be performed.
  • the method in order to protect the stored data, it is convenient for the user to manage the stored data and improve the satisfaction of the user, before the step of correcting the non-least significant bit page, the method also includes:
  • the user is prompted to back up the data in the non-least significant bit page.
  • the non-least significant bit page is corrected, so that the least significant bit page in the corrected storage device can be further used, which effectively extends the service life of the storage device, and has strong practicability.
  • Embodiment 2 is a diagrammatic representation of Embodiment 1:
  • FIG. 2 is a diagram showing the structure of a device for controlling a non-least significant bit page in a storage device according to Embodiment 2 of the present invention. For convenience of description, only parts related to the embodiment of the present invention are shown.
  • the non-least significant bit page using device in the control storage device may be applied to the storage device, may be a software unit, a hardware unit or a combination of hardware and software running in the storage device, or may be integrated into the storage device as a separate pendant. Medium or running in the application system of the storage device.
  • the non-least significant bit page using means in the control storage device includes a setting unit 21, a counting unit 22, and a control unit 23.
  • the specific functions of each unit are as follows:
  • the setting unit 21 is configured to set a threshold value of the number of times of use of the non-least significant digit page or a threshold value of the number of error corrections;
  • a counting unit 22 configured to record the number of times of using the non-least significant digit page or the number of error corrections
  • the control unit 23 is configured to: when the number of uses in the non-least significant bit page reaches the critical value of the number of uses, or the proportion of the non-least significant bit page whose error correction number reaches the critical value of the error correction number reaches When the preset value is set, the non-least significant digit page is corrected.
  • control unit 23 includes:
  • the determining module 231 is configured to determine whether the non-least significant bit page and the least significant bit page in the storage device are separately managed;
  • the control module 232 is configured to delete the non-least significant digit page and related information when the determining module 231 determines that the result is no; or delete the non-least valid when the determining module 231 determines that the result is YES.
  • control unit 23 further includes:
  • the backup module 233 is configured to prompt the user to back up data in the non-least significant bit page before correcting the non-least significant bit page.
  • the non-least significant bit page using device in the control storage device provided by the embodiment may use the non-least significant bit page using method in the foregoing corresponding control storage device.
  • the foregoing method for controlling the non-least significant bit page in the storage device A related description of one will not be repeated here.
  • each unit and module included in the foregoing embodiment 2 is only divided according to functional logic, but is not limited to the above division, as long as the corresponding function can be implemented;
  • the specific names of the modules are also for convenience of distinguishing from each other and are not intended to limit the scope of the present invention.
  • the embodiment of the present invention sets a threshold value of the number of times of use of the non-least significant digits or a threshold value of the number of error corrections, and when the number of uses in the non-least significant digit page reaches the critical value of the number of uses, Or when the proportion of the non-least significant bit page whose error correction number reaches the critical value of the error correction number reaches a preset value, the non-least significant bit page is corrected in a plurality of manners, so that the corrected storage device
  • the least significant page can also be used continuously, which effectively prolongs the service life of the storage device and has strong practicability.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)

Abstract

La présente invention concerne le domaine technique du stockage de données dans des dispositifs de stockage. L'invention porte sur un procédé et un dispositif de commande de l'utilisation d'une page de bits autres que de poids faible dans un dispositif de stockage. Selon l'invention, le procédé fait appel : à la définition d'une valeur critique du nombre d'utilisations d'une page de bits autres que de poids faible, ou à la définition d'une valeur critique du nombre de corrections d'erreurs; à l'enregistrement du nombre d'utilisations ou du nombre de corrections d'erreurs de chaque page de bits autres que de poids faible; lorsque le nombre d'utilisations atteint la valeur critique du nombre d'utilisations de la page de bits autres que de poids faible, ou lorsque le taux du nombre de corrections d'erreurs atteignant la valeur critique du nombre de corrections d'erreurs atteint une valeur prédéterminée, à la révision de la page de bits autres que de poids faible. La présente invention garantit le fait de pouvoir continuer à utiliser la page de bits de poids faible lorsque la page de bits autres que de poids faible du dispositif de stockage atteint une valeur critique par rapport à sa durée de service, ce qui prolonge efficacement la durée de service du dispositif de stockage, et a un côté extrêmement pratique.
PCT/CN2013/075272 2012-06-20 2013-05-07 Procédé et dispositif de commande d'utilisation de page de bits autres que de poids faible dans un dispositif de stockage WO2013189212A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201210204528.1A CN102789813B (zh) 2012-06-20 2012-06-20 一种控制存储设备内非最低有效位页使用的方法及装置
CN201210204528.1 2012-06-20

Publications (1)

Publication Number Publication Date
WO2013189212A1 true WO2013189212A1 (fr) 2013-12-27

Family

ID=47155195

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2013/075272 WO2013189212A1 (fr) 2012-06-20 2013-05-07 Procédé et dispositif de commande d'utilisation de page de bits autres que de poids faible dans un dispositif de stockage

Country Status (2)

Country Link
CN (1) CN102789813B (fr)
WO (1) WO2013189212A1 (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2021035803A1 (fr) * 2019-08-27 2021-03-04 江苏华存电子科技有限公司 Procédé de criblage dynamique de blocs dangereux pour flash non-et

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102789813B (zh) * 2012-06-20 2015-03-18 深圳市江波龙电子有限公司 一种控制存储设备内非最低有效位页使用的方法及装置
CN104572489B (zh) 2013-10-23 2019-12-24 深圳市腾讯计算机系统有限公司 磨损均衡方法及装置
KR102182368B1 (ko) * 2013-12-19 2020-11-24 에스케이하이닉스 주식회사 어드레스 검출회로 및 이를 포함하는 메모리
CN111370048A (zh) * 2018-12-25 2020-07-03 北京兆易创新科技股份有限公司 一种非易失存储器编程状态处理方法以及装置

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101685672A (zh) * 2008-09-22 2010-03-31 三星电子株式会社 在多级单元闪存装置中使用的最低有效位页恢复方法
CN101794253A (zh) * 2009-02-04 2010-08-04 威刚科技股份有限公司 内存储存装置及其控制方法、热门数据控管模块
CN102214143A (zh) * 2010-04-06 2011-10-12 深圳市江波龙电子有限公司 一种多层单元闪存的管理方法、装置及存储设备
CN102298543A (zh) * 2011-09-15 2011-12-28 成都市华为赛门铁克科技有限公司 一种存储器管理方法和装置
CN102789813A (zh) * 2012-06-20 2012-11-21 深圳市江波龙电子有限公司 一种控制存储设备内非最低有效位页使用的方法及装置

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101685672A (zh) * 2008-09-22 2010-03-31 三星电子株式会社 在多级单元闪存装置中使用的最低有效位页恢复方法
CN101794253A (zh) * 2009-02-04 2010-08-04 威刚科技股份有限公司 内存储存装置及其控制方法、热门数据控管模块
CN102214143A (zh) * 2010-04-06 2011-10-12 深圳市江波龙电子有限公司 一种多层单元闪存的管理方法、装置及存储设备
CN102298543A (zh) * 2011-09-15 2011-12-28 成都市华为赛门铁克科技有限公司 一种存储器管理方法和装置
CN102789813A (zh) * 2012-06-20 2012-11-21 深圳市江波龙电子有限公司 一种控制存储设备内非最低有效位页使用的方法及装置

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2021035803A1 (fr) * 2019-08-27 2021-03-04 江苏华存电子科技有限公司 Procédé de criblage dynamique de blocs dangereux pour flash non-et

Also Published As

Publication number Publication date
CN102789813B (zh) 2015-03-18
CN102789813A (zh) 2012-11-21

Similar Documents

Publication Publication Date Title
WO2013189212A1 (fr) Procédé et dispositif de commande d'utilisation de page de bits autres que de poids faible dans un dispositif de stockage
US8037232B2 (en) Data protection method for power failure and controller using the same
US9176817B2 (en) Data management in solid state storage devices
US20090307413A1 (en) Data writing method for flash memory and storage system and controller using the same
US20120144090A1 (en) Storage device and user device including the same
US20090228634A1 (en) Memory Controller For Flash Memory
TW200919185A (en) Data storage device, memory system, and computing system using nonvolatile memory device
TW200929224A (en) Data writing method for flash memory and controller thereof
US20110264842A1 (en) Memory controller, nonvolatile memory device, access device, and nonvolatile memory system
TW201351148A (zh) 資料保護方法、記憶體控制器與記憶體儲存裝置
WO2007000862A1 (fr) Contrôleur de mémoire, dispositif de stockage non volatile, système de stockage non volatile et méthode d’écriture de données
JP2004139503A (ja) 記憶装置及びその制御方法
TWI576699B (zh) 紀錄資料區塊的使用時間的方法及其裝置
TWI479315B (zh) 記憶體儲存裝置、其記憶體控制器與資料寫入方法
TWI407441B (zh) 快閃記憶體寫入方法及使用此方法的儲存系統與控制器
TW201217968A (en) Data writing method, memory controller and memory storage apparatus
US20170068304A1 (en) Low-power memory-access method and associated apparatus
TWI470432B (zh) 電子系統及其快閃記憶體管理方法
TW201348960A (zh) 記憶體管理方法、記憶體控制器與記憶體儲存裝置
JP5592478B2 (ja) 不揮発性記憶装置及びメモリコントローラ
WO2019136968A1 (fr) Procédé de protection de réseau de données et de restauration de données internes de mémoire flash
TW201508748A (zh) 資料寫入方法、記憶體控制電路單元與記憶體儲存裝置
WO2024087939A1 (fr) Disque à semi-conducteurs et son procédé de contrôle d'accès limité, et dispositif électronique
JP5300496B2 (ja) 半導体記憶装置、ホスト機器及び半導体記憶システム
WO2014139204A1 (fr) Procédé et dispositif pour la gestion de données dans un dispositif à mémoire flash

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 13807451

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

32PN Ep: public notification in the ep bulletin as address of the adressee cannot be established

Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205A DATED 26/05/2015)

122 Ep: pct application non-entry in european phase

Ref document number: 13807451

Country of ref document: EP

Kind code of ref document: A1