WO2013183232A1 - 動画像符号化方法、動画像符号化装置、動画像復号方法、および、動画像復号装置 - Google Patents
動画像符号化方法、動画像符号化装置、動画像復号方法、および、動画像復号装置 Download PDFInfo
- Publication number
- WO2013183232A1 WO2013183232A1 PCT/JP2013/003141 JP2013003141W WO2013183232A1 WO 2013183232 A1 WO2013183232 A1 WO 2013183232A1 JP 2013003141 W JP2013003141 W JP 2013003141W WO 2013183232 A1 WO2013183232 A1 WO 2013183232A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- binary signal
- value
- decoding
- unit
- parameter
- Prior art date
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/46—Embedding additional information in the video signal during the compression process
- H04N19/463—Embedding additional information in the video signal during the compression process by compressing encoding parameters before transmission
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/10—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding
- H04N19/102—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding characterised by the element, parameter or selection affected or controlled by the adaptive coding
- H04N19/117—Filters, e.g. for pre-processing or post-processing
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/10—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding
- H04N19/102—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding characterised by the element, parameter or selection affected or controlled by the adaptive coding
- H04N19/13—Adaptive entropy coding, e.g. adaptive variable length coding [AVLC] or context adaptive binary arithmetic coding [CABAC]
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/80—Details of filtering operations specially adapted for video compression, e.g. for pixel interpolation
- H04N19/82—Details of filtering operations specially adapted for video compression, e.g. for pixel interpolation involving filtering within a prediction loop
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/90—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using coding techniques not provided for in groups H04N19/10-H04N19/85, e.g. fractals
- H04N19/91—Entropy coding, e.g. variable length coding [VLC] or arithmetic coding
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/10—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding
- H04N19/102—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding characterised by the element, parameter or selection affected or controlled by the adaptive coding
- H04N19/132—Sampling, masking or truncation of coding units, e.g. adaptive resampling, frame skipping, frame interpolation or high-frequency transform coefficient masking
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/20—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using video object coding
- H04N19/21—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using video object coding with binary alpha-plane coding for video objects, e.g. context-based arithmetic encoding [CAE]
Definitions
- the present invention relates to an apparatus and method for encoding or decoding a moving image, and more particularly to arithmetic encoding and arithmetic decoding of SAO parameters.
- SAO Sample Adaptive Offset
- an offset value is added to a sample value (pixel value) in an image (reconstructed image) decoded from a code string.
- JCT-VC Joint Collaborative Team on Video Coding
- the present invention provides a moving image encoding / decoding process that uses a sample offset process and that can suppress a decrease in encoding efficiency and can increase the processing speed or reduce the processing load.
- a decoding method is provided.
- a moving image encoding method is a moving image encoding method for encoding an input image, and identifies a type of sample offset processing applied to a reconstructed image corresponding to the input image.
- the value of the first parameter is converted into a first binary signal, and at least a part of the first binary signal is encoded by bypass arithmetic coding using a fixed probability.
- a recording medium such as a system, an apparatus, an integrated circuit, a computer program, or a computer-readable CD-ROM, and the system, apparatus, integrated circuit, and computer program. And any combination of recording media.
- a moving image encoding / decoding method is a moving image encoding / decoding process using a sample offset process, which suppresses a decrease in encoding efficiency and speeds up a process or reduces a processing load. Can be achieved.
- FIG. 1 is a block diagram showing a configuration of a moving picture coding apparatus according to Embodiment 1.
- FIG. 2 is a flowchart showing the processing operation of the video encoding apparatus in the first embodiment.
- FIG. 3 is a block diagram showing an internal configuration of the SAO parameter variable length coding unit in the first embodiment.
- FIG. 4 is a flowchart showing the processing operation of the SAO parameter variable length coding unit in the first embodiment.
- FIG. 5 is a block diagram showing an internal configuration of the sao_type_idx encoding unit in the first embodiment.
- FIG. 6 is a flowchart showing a processing operation of the sao_type_idx encoding unit in the first embodiment.
- FIG. 1 is a block diagram showing a configuration of a moving picture coding apparatus according to Embodiment 1.
- FIG. 2 is a flowchart showing the processing operation of the video encoding apparatus in the first embodiment.
- FIG. 3 is a block diagram showing an internal
- FIG. 7 is a table showing a correspondence relationship between the multilevel signal and the binary signal in the first embodiment.
- FIG. 8 is a table showing the correspondence between binIdx and context in the first embodiment, the first modification, and the second modification.
- FIG. 9 is a table showing experimental results comparing the coding efficiency between the conventional example and the first embodiment, the first modification, and the second modification.
- FIG. 10 is a table showing the correspondence between multilevel signals and binary signals in Modification 3.
- FIG. 11 is a table showing the correspondence between binIdx and context in the third modification.
- FIG. 12 is a block diagram showing a configuration of the moving picture decoding apparatus in the second embodiment.
- FIG. 13 is a flowchart showing the processing operation of the video decoding apparatus in the second embodiment.
- FIG. 14 is a block diagram showing an internal configuration of the SAO parameter variable length decoding unit in the second embodiment.
- FIG. 15 is a flowchart showing the processing operation of the SAO parameter variable length decoding unit in the second embodiment.
- FIG. 16 is a block diagram showing an internal configuration of the sao_type_idx decoding unit in the second embodiment.
- FIG. 17 is a flowchart showing a processing operation of the sao_type_idx decoding unit in the second embodiment.
- FIG. 18A is a block diagram showing a configuration of a video encoding apparatus according to another embodiment.
- FIG. 18B is a flowchart showing the processing operation of the video encoding apparatus according to another embodiment.
- FIG. 19A is a block diagram showing a configuration of a video decoding apparatus according to another embodiment.
- FIG. 19B is a flowchart showing the processing operation of the video decoding apparatus according to another embodiment.
- FIG. 20 is an overall configuration diagram of a content supply system that implements a content distribution service.
- FIG. 21 is an overall configuration diagram of a digital broadcasting system.
- FIG. 22 is a block diagram illustrating a configuration example of a television.
- FIG. 23 is a block diagram illustrating a configuration example of an information reproducing / recording unit that reads and writes information from and on a recording medium that is an optical disk.
- FIG. 24 is a diagram illustrating a structure example of a recording medium that is an optical disk.
- FIG. 25A is a diagram illustrating an example of a mobile phone.
- FIG. 25A is a diagram illustrating an example of a mobile phone.
- FIG. 25B is a block diagram illustrating a configuration example of a mobile phone.
- FIG. 26 is a diagram showing a structure of multiplexed data.
- FIG. 27 is a diagram schematically showing how each stream is multiplexed in the multiplexed data.
- FIG. 28 is a diagram showing in more detail how the video stream is stored in the PES packet sequence.
- FIG. 29 is a diagram showing the structure of TS packets and source packets in multiplexed data.
- FIG. 30 is a diagram illustrating a data structure of the PMT.
- FIG. 31 shows the internal structure of multiplexed data information.
- FIG. 32 shows the internal structure of the stream attribute information.
- FIG. 33 is a diagram showing steps for identifying video data.
- FIG. 26 is a diagram showing a structure of multiplexed data.
- FIG. 27 is a diagram schematically showing how each stream is multiplexed in the multiplexed data.
- FIG. 28 is a diagram showing in more detail how
- FIG. 34 is a block diagram illustrating a configuration example of an integrated circuit that implements the moving picture coding method and the moving picture decoding method according to each embodiment.
- FIG. 35 is a diagram showing a configuration for switching the driving frequency.
- FIG. 36 is a diagram illustrating steps for identifying video data and switching between driving frequencies.
- FIG. 37 is a diagram showing an example of a look-up table in which video data standards are associated with drive frequencies.
- FIG. 38A is a diagram illustrating an example of a configuration for sharing a module of a signal processing unit.
- FIG. 38B is a diagram illustrating another example of a configuration for sharing a module of a signal processing unit.
- a plurality of pixels included in the reconstructed image are classified into a plurality of categories. Then, for each category, an offset value corresponding to the category is added to the pixel value belonging to the category.
- a plurality of classification methods are prepared as pixel classification methods. Therefore, a parameter indicating the classification method actually used for encoding (that is, a parameter (sao_type_idx) for identifying the type of sample offset processing) is arithmetically encoded and added to the bitstream.
- a signal to be encoded is converted (binarized) from a multilevel signal to a binary signal (a signal composed of 0 and 1), and the binary signal is arithmetically encoded.
- a binary signal is a signal including at least one bit indicating one of two symbols (“0” and “1”). In this specification, one bit is also called bin. At this time, the binary signal is also called a bin string.
- arithmetic coding in the HEVC standard, two types of arithmetic coding (context adaptive arithmetic coding and bypass arithmetic coding) is defined.
- context adaptive arithmetic coding a binary signal is arithmetically coded using a symbol occurrence probability adaptively selected based on a context.
- bypass arithmetic coding a binary signal is arithmetically coded using a fixed symbol occurrence probability (for example, 50%).
- a context is selected for each bin included in a binary signal to be encoded. Then, the probability information of the selected context is loaded, and bin is arithmetically encoded using the symbol occurrence probability specified by the probability information. Further, the probability information (symbol occurrence probability) of the selected context is updated according to the bin value (symbol) that has been arithmetically encoded.
- bypass arithmetic coding bins are arithmetically encoded with a symbol occurrence probability fixed to 50% without using a context. For this reason, context arithmetic probability information is not loaded or updated in bypass arithmetic coding.
- a moving image encoding method is a moving image encoding method for encoding an input image, and the type of sample offset processing applied to a reconstructed image corresponding to the input image.
- the value of the first parameter to be identified is converted into a first binary signal, and at least a part of the first binary signal is encoded by bypass arithmetic coding using a fixed probability.
- bypass arithmetic coding it is possible to encode the bypass arithmetic coding at least a portion of the binary signal corresponding to the value of the first parameter that identifies the type of the sample offset process. Therefore, the number of times of loading and updating the probability information corresponding to the context can be reduced as compared with the case where all the binary signals are encoded by context adaptive arithmetic coding. Furthermore, the bypass arithmetic coding, for updating of the probability information is not required, it is also possible to parallel arithmetic coding a plurality of bits included in the binary signal.
- At least a part of the binary signal corresponding to the value of the first parameter for identifying the type of the sample offset process is encoded by bypass arithmetic encoding, thereby suppressing a decrease in encoding efficiency and increasing the processing speed. Or processing load can be reduced.
- the first portion of the first binary signal is encoded by context adaptive arithmetic coding, and the first binary signal includes the second portion after the first portion.
- the second part of the binary signal of 1 may be encoded by bypass arithmetic coding.
- the sample offset processing is not applied to the reconstructed image, and the first portion of the first binary signal is the value of the first parameter. It may indicate whether or not the value matches the predetermined value.
- the value of the first parameter is coded by a context adaptive arithmetic coding a first portion indicating whether matches a predetermined value.
- the first part indicating whether or not the sample offset process is applied to the reconstructed image can be context adaptively arithmetic coded. Since the portion indicating whether or not the sample offset processing is applied to this reconstructed image has a large bias in the symbol occurrence probability, it is possible to further suppress a decrease in coding efficiency.
- the first portion of the first binary signal is composed of the first bit of the first binary signal
- the second portion of the first binary signal is the first binary signal. Of the remaining bits.
- the first bit of the binary signal can be encoded by context adaptive arithmetic coding, and the remaining bits of the binary signal can be encoded by bypass arithmetic coding.
- the moving image encoding method further includes a second parameter value for identifying an intra prediction mode and a third parameter value for identifying a candidate used for inter prediction from a list of candidates including a motion vector.
- a second portion of the second binary signal is encoded by bypass arithmetic coding when the second portion is included, the bit length of the first portion of the first binary signal, and the second binary signal May match the bit length of the first part.
- switching of arithmetic coding can be made common between the first parameter for identifying the type of sample offset processing and the other parameters (second parameter or third parameter), and the coding apparatus can be simplified. Can be realized.
- the first binary signal has one or more first bits having a first symbol and the number of the first binary signal equal to the value of the first parameter when the value of the first parameter is larger than 0.
- the first binary signal further includes (a) one second bit having a second symbol when the value of the first parameter is less than a maximum value; and (b) The second bit may not be included when the value of the first parameter matches the maximum value.
- the video decoding method is a video decoding method for decoding an encoded image, and identifies a type of sample offset processing applied to a reconstructed image obtained from the encoded image. At least a portion of the encoded first binary signal corresponding to the value of the first parameter is decoded by bypass arithmetic decoding using a fixed probability, and the decoded first binary signal is Convert to the value of one parameter.
- At least a part of the decoded binary signal corresponding to the value of the first parameter for identifying the type of the sample offset process can be decoded by bypass arithmetic decoding. Therefore, the number of times of loading and updating the probability information corresponding to the context can be reduced as compared with the case where all binary signals are decoded by context adaptive arithmetic decoding. Furthermore, since bypass arithmetic decoding does not require update of probability information, a plurality of encoded bits included in a binary signal can be arithmetically decoded in parallel.
- At least a part of the encoded binary signal corresponding to the value of the first parameter for identifying the type of sample offset processing is decoded by bypass arithmetic decoding, thereby suppressing a decrease in encoding efficiency.
- the processing speed can be increased or the processing load can be reduced.
- the encoded first portion of the first binary signal when the encoded first portion of the first binary signal is decoded by context adaptive arithmetic decoding, and the first binary signal includes the second portion after the first portion,
- the encoded second portion of the first binary signal may be decoded by bypass arithmetic decoding.
- the encoded first part of the binary signal can be decoded by context adaptive arithmetic decoding, and the encoded second part of the binary signal can be decoded by bypass arithmetic decoding. Therefore, it is possible to decode a binary signal that is encoded by switching arithmetic coding between the first part having a large symbol occurrence probability bias and the second part having a small symbol occurrence probability bias. The decrease can be further suppressed.
- the sample offset processing is not applied to the reconstructed image, and the first portion of the first binary signal is the value of the first parameter. It may indicate whether or not the value matches the predetermined value.
- the first part which is the first part indicating whether or not the value of the first parameter matches the predetermined value
- context adaptive arithmetic decoding it is possible to perform context adaptive arithmetic decoding on the encoded first part, which is a first part indicating whether or not the sample offset processing is applied to the reconstructed image. Portion indicating whether this reconstructed image on the sample offset process is applied, since the deviation of the symbol occurrence probability is high, it is possible to further suppress a decrease in encoding efficiency.
- the first portion of the first binary signal is composed of the first bit of the first binary signal
- the second portion of the first binary signal is the first binary signal. Of the remaining bits.
- the first encoded bit of the binary signal can be decoded by context adaptive arithmetic decoding, and the remaining encoded bits of the binary signal can be decoded by bypass arithmetic decoding.
- the video decoding method may further include at least a second parameter value for identifying an intra prediction mode and a third parameter value for identifying a candidate used for inter prediction from a list of candidates including a motion vector.
- the encoded first portion of the second binary signal corresponding to one is decoded by context adaptive arithmetic decoding, and the second binary signal includes the second portion after the first portion
- the encoded second portion of the second binary signal is decoded by bypass arithmetic decoding, the bit length of the first portion of the first binary signal, and the first portion of the second binary signal
- the bit length may be the same.
- switching of arithmetic decoding based on the bit position of the binary signal can be made common between the first parameter for identifying the type of the sample offset processing and the other parameter (second parameter or third parameter). And the simplification of the decoding device can be realized.
- the first binary signal has one or more first bits having a first symbol and the number of the first binary signal equal to the value of the first parameter when the value of the first parameter is larger than 0.
- the first binary signal further includes (a) one second bit having a second symbol when the value of the first parameter is less than a maximum value; and (b) The second bit may not be included when the value of the first parameter matches the maximum value.
- a recording medium such as a system, an apparatus, an integrated circuit, a computer program, or a computer-readable CD-ROM, and the system, apparatus, integrated circuit, and computer program. And any combination of recording media.
- FIG. 1 shows a configuration of a moving picture coding apparatus 100 according to Embodiment 1.
- the moving picture encoding apparatus 100 encodes an input picture for each block.
- the moving image encoding apparatus 100 includes a block dividing unit 101, a prediction unit 102, a subtraction unit 103, a conversion unit 104, an inverse conversion unit 105, an addition unit 106, and an SAO processing unit. 107, a SAO parameter variable length encoding unit 108, a coefficient variable length encoding unit 109, and a frame memory 110.
- FIG. 2 shows the processing operation of the moving picture coding apparatus 100 according to the first embodiment.
- Step S101 The block division unit 101 divides an input picture into a plurality of blocks (for example, encoding units).
- the plurality of blocks are sequentially output to the subtraction unit 103 and the prediction unit 102 as encoding target blocks (input images).
- the block size is variable.
- the block division unit 101 divides an input picture into a plurality of blocks using image features. For example, the minimum block size is 4 horizontal pixels ⁇ vertical 4 pixels, and the maximum block size is 32 horizontal pixels ⁇ 32 vertical pixels.
- Step S102 The prediction unit 102 generates a prediction block based on the encoding target block and a reconstructed picture stored in the frame memory 110 and corresponding to an already encoded picture.
- Step S103 The subtraction unit 103 generates a residual block from the encoding target block and the prediction block.
- Step S104 The conversion unit 104 converts the residual block into a frequency coefficient. Then, the conversion unit 104 quantizes the frequency coefficient.
- Step S105 The inverse transform unit 105 inversely quantizes the quantized frequency coefficient. Then, the inverse transformation unit 105 restores the residual block by inversely transforming the inversely quantized frequency coefficient.
- Step S106 The adding unit 106 generates a reconstructed block (reconstructed image) by adding the restored residual block and the prediction block.
- the reconstructed block (reconstructed image) may be called a local decode block (local decoded image).
- the SAO processing unit 107 determines SAO parameters.
- the SAO processing unit 107 adds an offset value to at least one pixel value (sample value) included in the reconstructed block, and stores the addition result in the frame memory 110. That is, the SAO processing unit 107 stores the reconstructed block after the SAO processing in the frame memory 110.
- the SAO processing unit 107 classifies a plurality of pixels included in the reconstruction block into a plurality of categories. Then, the SAO processing unit 107 adds an offset value corresponding to the category to the pixel value belonging to the category for each category.
- a plurality of classification methods are prepared as pixel classification methods. That is, any one of a plurality of types of SAO processes having different pixel classification methods is adaptively used. Therefore, the SAO parameter includes a parameter (sao_type_idx) that identifies the type of SAO processing.
- the SAO parameter also includes a parameter (sao_offset) indicating an offset value.
- the SAO parameter variable length coding unit 108 performs variable length coding (entropy coding) on the SAO parameter and outputs a code string.
- Step S109 The coefficient variable length coding unit 109 performs variable length coding on the frequency coefficient and outputs a code string.
- Step S110 Steps S102 to S109 are repeated until encoding of all blocks in the input picture is completed.
- step S108 the SAO parameter variable length coding unit 108 and its operation (step S108) will be described in detail.
- FIG. 3 shows an internal configuration of SAO parameter variable length coding section 108 in the first embodiment.
- the SAO parameter variable length encoding unit 108 includes a sao_type_idx encoding unit 121 and a sao_offset encoding unit 122.
- FIG. 4 shows the processing operation of the SAO parameter variable length coding unit 108 in the first embodiment.
- the sao_type_idx encoding unit 121 encodes sao_type_idx that identifies the type of SAO processing.
- Step S122 The sao_offset encoding unit 122 encodes sao_offset indicating an offset value in SAO processing.
- step S121 the sao_type_idx encoding unit 121 and its operation (step S121) will be described in detail.
- FIG. 5 shows the internal configuration of the sao_type_idx encoding unit 121 in the first embodiment.
- the sao_type_idx encoding unit 121 includes a sao_type_idx binarization unit 140 and a sao_type_idx arithmetic encoding unit 150.
- the sao_type_idx binarization unit 140 converts the value of sao_type_idx into a binary signal. As illustrated in FIG. 5, the sao_type_idx binarization unit 140 includes a bin setting unit 141 and a final bin determination unit 142.
- the bypass arithmetic coding fixed probability is used to encode at least a portion of the binary signal.
- the sao_type_idx arithmetic coding unit 150 includes an arithmetic coding switching unit 151, a first context adaptive arithmetic coding unit 152, a second context adaptive arithmetic coding unit 153, and a bypass arithmetic coding unit. 154.
- FIG. 6 shows the processing operation of the sao_type_idx encoding unit 121 in the first embodiment.
- the bin setting unit 141 converts the value of sao_type_idx into a binary signal (bin string). Specifically, the bin setting unit 141 uses “0” or “1” for each bin constituting the binary signal using an index (binIdx) for identifying the position of the bin in the binary signal and the value of sao_type_idx. "Is set. Here, the range of the value of sao_type_idx is 0 or more and 5 or less.
- FIG. 7 is a table showing a correspondence relationship between a multi-value signal (value of sao_type_idx) and a binary signal. As can be seen from FIG. 7, the number of occurrences of “1” from the top of the binary signal matches the value indicated by the multilevel signal.
- the binary signal when the value of sao_type_idx is greater than 0, the binary signal includes one or more first bits having the first symbol “1” and the number of first bits that matches the value of sao_type_idx.
- the binary signal further includes one second bit having the second symbol “0” when the value of (a) sao_type_idx is smaller than the maximum value “5”, and (b) the value of sao_type_idx is the maximum. If the value matches, the second bit having the second symbol “0” is not included.
- binIdx is a value which is incremented by 1 after the head is “0”.
- the bin and binIdx are output to the sao_type_idx arithmetic coding unit 150.
- the arithmetic coding switching unit 151 switches a processing unit (component) that performs arithmetic coding of bin based on the value of binIdx.
- FIG. 8 is a table showing the correspondence between binIdx and context.
- a binary signal is arithmetically encoded using two types of contexts (context 0 and context 1).
- the arithmetic coding switching unit 151 switches to the first context adaptive arithmetic coding unit 152 when the value of binIdx matches “0”. Further, the arithmetic coding switching unit 151 switches to the second context adaptive arithmetic coding unit 153 when the value of binIdx matches “1”. Also, the arithmetic coding switching unit 151 switches to the bypass arithmetic coding unit 154 when the value of binIdx does not match “0” or “1”.
- the first context adaptive arithmetic coding unit 152 uses the context 0 is arithmetically encoded bin of binIdx having a value of "0".
- the second context adaptive arithmetic coding unit 153 uses the context 1, arithmetically coded bin of binIdx having a value of "1".
- the bypass arithmetic encoding unit 154 arithmetically encodes binIdx bin having a value of 2 or more using a fixed probability “50%” without using a context.
- a set of bins encoded by context adaptive arithmetic encoding (in this embodiment, bins identified by binIdx having values of “0” and “1”) is set as the first part of the binary signal. Call it.
- a set of bins (bins identified by binIdx having a value of 2 or more in this embodiment) encoded by bypass arithmetic encoding is referred to as a second part of a binary signal.
- the first part of the binary signal is encoded by context adaptive arithmetic coding.
- the binary signal comprises a second portion following the first portion
- the second portion of the binary signal is encoded by a bypass arithmetic coding.
- the final bin determination unit 142 determines whether bin has a value of “0” (first condition) and whether binIdx has a value of “4” (second condition). Here, when at least one of the first condition and the second condition is satisfied, the encoding of sao_type_idx is completed.
- the final bin determination unit 142 updates binIdx with a value obtained by adding “1” to the value of binIdx. Then, the process returns to step S142, and the next bin is encoded.
- steps S150 and S151 when sao_type_idx has the maximum value “5” as shown in FIG. 7, it is possible to prevent “0” from being added to the end of the binary signal.
- the code amount can be reduced by not adding 0 to the end of the binary signal.
- the value “5” of sao_type_idx is converted into a binary signal “111110”.
- the value of sao_type_idx is “5” when the number of consecutive “1” s in the binary signal becomes 5 (“11111”) on the decoding device side. It becomes clear that it is. Therefore, when the value of sao_type_idx matches the maximum value “5”, the code amount can be reduced by binarizing so that “0” is not included at the end of the binary signal.
- the decoding process can be completed even if “0” does not appear in the binary signal.
- bypass arithmetic coding is performed on the bin of the latter half part (second part) of the binary signal obtained from the value of sao_type_idx. Further, by performing bypass arithmetic coding on the bin of the latter half part (second part) of the binary signal obtained from the value of sao_type_idx, the arithmetic coding process is speeded up or the load of the arithmetic coding process is reduced. It becomes possible to plan.
- the bin of binIdex having two or more values, rather than a context adaptive arithmetic coding is encoded by a bypass arithmetic coding.
- bypass arithmetic coding does not require loading and updating of context, and can start processing without waiting for completion of context update in the previous stage processing. Compared with this, it is possible to increase the processing speed or reduce the processing load.
- binIdx bins having a value of 1 or more are context adaptive arithmetic coded using the same context. This is because it is considered that the symbol occurrence probability (the probability that the bin value becomes “1”) in the bin having the binIdx value “1” or more is about the same, and there is some bias that is not 50%. is there. In other words, when a bin signal whose binIdx value is “1” or more is included in the binary signal (sao_type_idx value is “1” or more), (a) a bin whose value is “1” is “0”.
- a binIdx value of “2” or more is not included in the binary signal (sao_type_idx value is “1”), or (b) a binIdx bin having a large value It was thought that there were many cases where a bin with a value of “0” did not appear (the value of sao_type_idx was “4” or “5”, etc.).
- the processing speed can be increased while suppressing a decrease in encoding efficiency. It becomes possible to reduce processing load.
- the value of binIdx is bypassed arithmetic coding the bin "2" or more, not limited thereto.
- a bin whose binIdx value is “1” or more may be encoded by bypass arithmetic encoding (Modification 1).
- all bins in the binary signal may be encoded by bypass arithmetic encoding (Modification 2).
- bins whose binIdx value is “1” or more are encoded by bypass arithmetic coding. That is, the first part of the binary signal encoded by context adaptive arithmetic coding is composed of the first bin of the binary signal. Also, the second part of the binary signal encoded by bypass arithmetic coding consists of the remaining bins of the binary signal. In the second modification, all bins are encoded by bypass arithmetic encoding.
- FIG. 9 shows the experimental results comparing the coding efficiency between the conventional example and the first embodiment, the first modification, and the second modification.
- the experimental conditions are in accordance with the common experimental conditions of the HEVC standardization organization.
- the numerical values in FIG. 9 are the results for the first 49 frames of the test image. The larger the value, the lower the encoding efficiency. A negative value indicates that the encoding efficiency is improved as compared with the conventional (Non-Patent Document 1).
- the values were in the range of ⁇ 0.1 to 0.1% under all conditions. That is, in Embodiment 1 and Modification 1 of embodiment, even though the processing by the bypass arithmetic coding on the speed, the coding efficiency is hardly changed.
- the encoding efficiency is lower than that in the first embodiment and the first modification, but it is still within 1%.
- the encoding efficiency hardly decreased.
- a moving image may be encoded using the encoding method of Example 1.
- binIdx of “2” or less may be encoded using context adaptive arithmetic coding
- binIdx of “3” or more bin may be encoded using bypass arithmetic coding.
- sao_type_idx that identifies the type of SAO processing
- sao_offset that indicates the offset value of SAO
- the SAO parameter may include a parameter indicating auxiliary information for classifying pixels.
- the SAO parameter may include sao_offset_sign indicating the sign bit (positive / negative) of sao_offset.
- sao_type_idx may include information indicating that SAO processing is not performed. For example, when the value of sao_type_idx matches “0”, the SAO process may not be performed on the reconfigured block.
- the SAO parameter is encoded for each block.
- the present invention is not limited to this, and the SAO parameter may be encoded in a unit smaller than the block.
- the SAO parameter may be encoded in a unit in which a plurality of blocks are connected.
- the SAO parameter may not be encoded in the target block, and the value of another block may be copied and used.
- the value of sao_type_idx is 0 to 5, but is not limited thereto.
- the maximum value of sao_type_idx may be 6 or more, or 4 or less.
- FIG. 10 shows a correspondence relationship between the multi-value signal (sao_type_idx) and the binary signal in the third modification.
- FIG. 11 shows the correspondence between binIdx and context in Modification 3.
- the third modification if the value of sao_type_idx matches "0" is not SAO action is applied to the reconstructed block. Further, when the value of sao_type_idx matches “1”, the first SAO process is applied to the reconfigured block. When the value of sao_type_idx matches “2”, the second SAO process is applied to the reconfigured block.
- the first SAO process is, for example, a band offset process.
- the second SAO process is an edge offset process, for example.
- a category to which the pixel belongs is determined based on a difference between a pixel value of the pixel and a pixel value of a pixel adjacent to the pixel.
- a range of values that a pixel value can take is divided into a plurality of sections (bands), and for each of the plurality of pixels, a category to which the pixel belongs based on a section to which the pixel value of the pixel belongs. To decide. Note that the details of the edge offset processing and the band offset processing are disclosed in Non-Patent Document 1 and the like, and are omitted here.
- the first bin has a value of “0” only when the value of sao_type_idx matches “0”, and has a value of “1” in other cases. That is, the first part of the binary signal indicates whether or not the value of sao_type_idx matches the predetermined value “0”. In other words, the first part of the binary signal indicates whether SAO processing is applied to the reconstructed block.
- the coding efficiency is further improved. It is possible to increase the processing speed or reduce the processing load while suppressing the decrease in the processing time.
- the encoding method of the present embodiment or the first to third modifications may be applied not only to sao_type_idx but also to other syntaxes added to the code string. Thereby, the process of a variable-length encoding part can be shared.
- the second part of the binary signal may be subjected to bypass arithmetic coding.
- sao_offset, ref_idx, merge_idx, mpm_idx, and intra_chroma_pred_mode are disclosed in Non-Patent Document 1, and thus detailed description thereof is omitted.
- the bit length of the first portion of the first binary signal may match the bit length of the first portion of the second binary signal.
- the first binary signal is a binary signal obtained by binarizing the value of the parameter (sao_type_idx) for identifying the type of sample offset processing.
- the second binary signal includes a parameter (for example, intra_chroma_pred_mode) for identifying the intra prediction mode and a parameter (for example, merge_idx) for identifying a candidate used for inter prediction from a list of candidates including a motion vector. It is a binary signal obtained by binarizing at least one of the values.
- the block size is a maximum of 32 ⁇ 32 and a minimum of 4 ⁇ 4, but is not limited thereto.
- the block size is not variable and may be fixed.
- sample offset process is not limited to the SAO process described in Non-Patent Document 1. That is, the sample offset process may be a process for offsetting the sample value (pixel value) of the reconstructed image.
- an image encoded by the moving image encoding method of the first embodiment is decoded.
- the parameters for identifying the type of sample offset processing encoded in the first embodiment are arithmetically decoded.
- FIG. 12 shows the configuration of the moving picture decoding apparatus 200 in the second embodiment.
- the moving picture decoding apparatus 200 decodes an encoded picture for each block.
- the moving image decoding apparatus 200 includes a SAO parameter variable length decoding unit 201, a coefficient variable length decoding unit 202, an inverse transform unit 203, a prediction unit 204, an addition unit 205, and an SAO processing unit. 206, a block combining unit 207, and a frame memory 208.
- FIG. 13 shows the processing operation of the moving picture decoding apparatus 200 in the second embodiment.
- the SAO parameter variable length decoding unit 201 performs variable length decoding (entropy decoding) on the encoded SAO parameter included in the code string (bit stream).
- Step S202 The coefficient variable length decoding unit 202 performs variable length decoding on the encoded frequency coefficient included in the code string, and outputs the result to the inverse transform unit 203.
- Step S203 The inverse transform unit 203 inversely transforms the frequency coefficient into pixel data, and generates a residual block.
- Step S204 The prediction unit 204 generates a prediction block based on an already decoded picture stored in the frame memory 208.
- Step S205 The adding unit 205 adds the prediction block and the residual block to generate a reconstructed block.
- Step S206 The SAO processing unit 206 classifies the plurality of pixels included in the reconstructed block into a plurality of categories according to the SAO parameters. Then, an offset value corresponding to each category is added. That is, the SAO processing unit 206 applies SAO processing to the reconstructed block using the SAO parameter.
- the SAO parameters include a parameter (sao_type_idx) for identifying the type of SAO processing and a parameter (sao_offset) indicating an offset value.
- this SAO process may not be executed. For example, when the value of sao_type_idx matches a predetermined value, the SAO process may not be executed.
- Step S207 Steps S201 to S206 are repeated until decoding of all blocks in the decoding target picture is completed.
- Step S208 The block combining unit 207 generates a decoded picture by combining a plurality of blocks. Further, the block combining unit 207 stores the decoded picture in the frame memory 208.
- FIG. 14 shows an internal configuration of SAO parameter variable length decoding section 201 in the second embodiment.
- the SAO parameter variable length decoding unit 201 includes a sao_type_idx decoding unit 221 and a sao_offset decoding unit 222.
- FIG. 15 shows the processing operation of the SAO parameter variable length decoding unit 201 in the second embodiment.
- Step S221) The sao_type_idx decoding unit 221 decodes the encoded sao_type_idx.
- Step S222 The sao_offset decoding unit 222 decodes the encoded sao_offset.
- step S221 the sao_type_idx decoding unit 221 and its operation (step S221) will be described in detail.
- FIG. 16 shows the internal configuration of the sao_type_idx decoding unit 221 in the second embodiment.
- the sao_type_idx decoding unit 221 includes a sao_type_idx arithmetic decoding unit 240 and a sao_type_idx multilevel conversion unit 250.
- the sao_type_idx arithmetic decoding unit 240 decodes at least a part of the encoded binary signal corresponding to the value of sao_type_idx that identifies the type of SAO processing applied to the reconstructed block by bypass arithmetic decoding. As illustrated in FIG. 16, the sao_type_idx arithmetic decoding unit 240 includes an arithmetic decoding switching unit 241, a first context adaptive arithmetic decoding unit 242, a second context adaptive arithmetic decoding unit 243, and a bypass arithmetic decoding unit 244.
- the sao_type_idx multilevel conversion unit 250 converts the decoded binary signal into the value of sao_type_idx. As illustrated in FIG. 16, the sao_type_idx multilevel conversion unit 250 includes a final bin determination unit 251 and a sao_type_idx setting unit 252.
- FIG. 17 shows the processing operation of the sao_type_idx decoding unit 221 in the second embodiment.
- the arithmetic decoding switching unit 241 determines the value of binIdx of the processing target bin. Then, the arithmetic decoding switching unit 241 switches a processing unit (component) that performs arithmetic decoding of the encoded bin based on the determined binIdx value. Specifically, when the value of binIdx matches “0”, the arithmetic decoding switching unit 241 switches to the first context adaptive arithmetic decoding unit 242. When the value of binIdx matches “1”, the arithmetic decoding switching unit 241 switches to the second context adaptive arithmetic decoding unit 243. Further, when the value of binIdx does not match “0” or “1”, the arithmetic decoding switching unit 241 switches to the bypass arithmetic decoding unit 244.
- the first context adaptive arithmetic decoding unit 242 uses the context 0 and arithmetically decodes binIdx encoded bin having a value of “0”. Also, the second context adaptive arithmetic decoding unit 243 uses the context 1 to arithmetically decode the binIdx bin having the value “1”. Further, the bypass arithmetic decoding unit 244 performs arithmetic decoding on the bindx encoded binId having a value of 2 or more using the fixed probability “50%” without using the context.
- a set of bins encoded by context adaptive arithmetic encoding (in this embodiment, bins identified by binIdx having values of “0” and “1”) is set as the first part of the binary signal. Call it.
- a set of bins (bins identified by binIdx having a value of 2 or more in this embodiment) encoded by bypass arithmetic encoding is referred to as a second part of a binary signal.
- the encoded first portion of the binary signal is decoded by context adaptive arithmetic decoding. Also, when the binary signal includes the second part after the first part, the encoded second part of the binary signal is decoded by bypass arithmetic decoding.
- Steps S247 to S248 The final bin determination unit 251 completes the arithmetic decoding of the encoded bin when the value of bin, which is the result of arithmetic decoding, matches “0”, or when the value of binIdx matches “4”. The process proceeds to step S249. On the other hand, if the value of bin matches “1” and the value of binIdx is 3 or less, the final bin determination unit 251 adds “1” to the value of binIdx, and proceeds to step S242.
- Steps S249 to S251 The sao_type_idx setting unit 252 sets the value of binIdx to sao_type_idx. Also, when the value of binIdx matches “4” and the value of bin matches “1”, “5” is set to sao_type_idx. By these steps S249 to S251, even if there is no “0” at the end of the binary signal, the binary signal can be converted to the value “5” of sao_type_idx.
- the correspondence between the binary signal and the multilevel signal is the same as that in FIG. 7 of the first embodiment.
- the sao_type_idx encoded in the first embodiment can be decoded. That is, at least a part of the encoded binary signal corresponding to the value of sao_type_idx can be decoded by bypass arithmetic decoding. Therefore, the same effect as in the first embodiment can be obtained. For example, it is possible to increase the processing speed or reduce the processing load while suppressing a decrease in encoding efficiency.
- sao_offset indicating the SAO offset value
- ref_idx indicating the index of the reference image
- merge_idx for identifying a candidate used for inter prediction from a list of candidates including a motion vector
- intra prediction The encoded second part of the binary signal may be bypass arithmetic decoded for mpm_idx or intra_chroma_pred_mode for identifying the mode. That is, the bit length of the first portion of the first binary signal may match the bit length of the first portion of the second binary signal.
- the video encoding device and the video decoding device according to one or more aspects have been described based on the embodiment, but the present invention is not limited to this embodiment. Unless it deviates from the gist of the present invention, various modifications conceived by those skilled in the art have been made in this embodiment, and forms constructed by combining components in different embodiments are also within the scope of one or more aspects. May be included.
- the moving image encoding apparatus may not include some of the components shown in FIG. 1 and may not execute some of the steps shown in FIG.
- the moving picture decoding apparatus may not include some of the components illustrated in FIG. 12 and may not execute some of the steps illustrated in FIG. 13.
- An example of such a video encoding device and video decoding device will be described below.
- FIG. 18A shows the configuration of a video encoding apparatus 300 according to another embodiment.
- FIG. 18B shows the processing operation of the moving picture coding apparatus 300 according to another embodiment.
- the moving image encoding apparatus 300 includes a binarization unit (binarizer) 301 and an arithmetic encoding unit (arithmetic encoder) 302.
- the binarization unit 301 corresponds to the sao_type_idx binarization unit 140 in the first embodiment.
- the binarization unit 301 converts a parameter value for identifying the type of sample offset processing into a binary signal (S301).
- the arithmetic encoding unit 302 corresponds to the sao_type_idx arithmetic encoding unit 150 in the first embodiment.
- the arithmetic encoding unit 302 encodes at least a part of the binary signal by bypass arithmetic encoding using a fixed probability (S302).
- At least a part of a binary signal corresponding to a parameter value for identifying the type of sample offset processing can be encoded by bypass arithmetic encoding.
- the processing speed can be increased or the processing load can be reduced while suppressing a decrease in the efficiency.
- FIG. 19A shows a configuration of a moving picture decoding apparatus 400 according to another embodiment.
- FIG. 19B shows the processing operation of the video decoding device 400 according to another embodiment.
- the moving picture decoding apparatus 400 includes an arithmetic decoding unit (arithmetic decoder) 401 and a multi-level unit (multi-level unit) 402.
- the arithmetic decoding unit 401 corresponds to the sao_type_idx arithmetic decoding unit 240 in the second embodiment.
- the arithmetic decoding unit 401 uses, at a fixed probability, at least a part of a binary signal corresponding to a parameter value that identifies a type of sample offset processing applied to a reconstructed image obtained from the encoded image. Decoded by bypass arithmetic decoding (S401).
- the multi-value conversion unit 402 corresponds to the sao_type_idx multi-value conversion unit 250 in the second embodiment.
- the multi-value quantization unit 402 converts the decoded binary signal into a parameter value that identifies the type of sample offset processing (S402).
- each functional block can usually be realized by an MPU, a memory, or the like. Further, the processing by each of the functional blocks can be usually realized by software (program), and the software is recorded in a recording medium such as a ROM. Such software may be distributed by downloading or the like, or may be recorded on a recording medium such as a CD-ROM for distribution. Naturally, each functional block can be realized by hardware (dedicated circuit).
- each embodiment may be realized by centralized processing using a single device (system), or may be realized by distributed processing using a plurality of devices.
- the computer that executes the program may be singular or plural. That is, centralized processing may be performed, or distributed processing may be performed.
- each component may be configured by dedicated hardware or may be realized by executing a software program suitable for each component.
- Each component may be realized by a program execution unit such as a CPU or a processor reading and executing a software program recorded on a recording medium such as a hard disk or a semiconductor memory.
- the moving picture coding apparatus and the moving picture decoding apparatus include a control circuit (control circuit) and a storage device (storage) electrically connected to the control circuit (accessible from the control circuit). May be.
- the control circuit may include at least one of dedicated hardware and a program execution unit.
- the storage device may store a software program executed by the program execution unit.
- the software that realizes the moving picture encoding apparatus and the moving picture decoding apparatus is the following program.
- this program is a moving image encoding method for encoding an input image to a computer, and a value of a first parameter for identifying a type of sample offset processing applied to a reconstructed image corresponding to the input image Is converted into a first binary signal, and a moving picture coding method for coding at least a part of the first binary signal is performed by bypass arithmetic coding using a fixed probability.
- this program is a moving image decoding method for decoding a coded image to a computer, and a value of a first parameter for identifying a type of sample offset processing applied to a reconstructed image obtained from the coded image And decoding at least a part of the encoded first binary signal by bypass arithmetic decoding using a fixed probability, and converting the decoded first binary signal into a value of the first parameter
- the moving image decoding method is executed.
- the storage medium may be any medium that can record a program, such as a magnetic disk, an optical disk, a magneto-optical disk, an IC card, and a semiconductor memory.
- the system has an image encoding / decoding device including an image encoding device using an image encoding method and an image decoding device using an image decoding method.
- image encoding / decoding device including an image encoding device using an image encoding method and an image decoding device using an image decoding method.
- Other configurations in the system can be appropriately changed according to circumstances.
- FIG. 20 is a diagram showing an overall configuration of a content supply system ex100 that realizes a content distribution service.
- a communication service providing area is divided into desired sizes, and base stations ex106, ex107, ex108, ex109, and ex110, which are fixed wireless stations, are installed in each cell.
- This content supply system ex100 includes a computer ex111, a PDA (Personal Digital Assistant) ex112, a camera ex113, a mobile phone ex114, a game machine ex115 via the Internet ex101, the Internet service provider ex102, the telephone network ex104, and the base stations ex106 to ex110. Etc. are connected.
- PDA Personal Digital Assistant
- each device may be directly connected to the telephone network ex104 without going from the base station ex106, which is a fixed wireless station, to ex110.
- the devices may be directly connected to each other via short-range wireless or the like.
- the camera ex113 is a device that can shoot moving images such as a digital video camera
- the camera ex116 is a device that can shoot still images and movies such as a digital camera.
- the mobile phone ex114 is a GSM (registered trademark) (Global System for Mobile Communications) system, a CDMA (Code Division Multiple Access) system, a W-CDMA (Wideband-Code Division Multiple Access) system, or an LTE (Long Term Evolution). It is possible to use any of the above-mentioned systems, HSPA (High Speed Packet Access) mobile phone, PHS (Personal Handyphone System), or the like.
- the camera ex113 and the like are connected to the streaming server ex103 through the base station ex109 and the telephone network ex104, thereby enabling live distribution and the like.
- live distribution content that is shot by a user using the camera ex113 (for example, music live video) is encoded as described in each of the above embodiments (that is, in one aspect of the present invention).
- the streaming server ex103 stream-distributes the content data transmitted to the requested client. Examples of the client include a computer ex111, a PDA ex112, a camera ex113, a mobile phone ex114, and a game machine ex115 that can decode the encoded data.
- Each device that receives the distributed data decodes the received data and reproduces it (that is, functions as an image decoding device according to one embodiment of the present invention).
- the captured data may be encoded by the camera ex113, the streaming server ex103 that performs data transmission processing, or may be shared with each other.
- the decryption processing of the distributed data may be performed by the client, the streaming server ex103, or may be performed in common with each other.
- still images and / or moving image data captured by the camera ex116 may be transmitted to the streaming server ex103 via the computer ex111.
- the encoding process in this case may be performed by any of the camera ex116, the computer ex111, and the streaming server ex103, or may be performed in a shared manner.
- these encoding / decoding processes are generally performed in the computer ex111 and the LSI ex500 included in each device.
- the LSI ex500 may be configured as a single chip or a plurality of chips.
- moving image encoding / decoding software is incorporated into some recording medium (CD-ROM, flexible disk, hard disk, etc.) that can be read by the computer ex111, etc., and encoding / decoding processing is performed using the software. May be.
- moving image data acquired by the camera may be transmitted.
- the moving image data at this time is data encoded by the LSI ex500 included in the mobile phone ex114.
- the streaming server ex103 may be a plurality of servers or a plurality of computers, and may process, record, and distribute data in a distributed manner.
- the encoded data can be received and reproduced by the client.
- the information transmitted by the user can be received, decrypted and reproduced by the client in real time, and personal broadcasting can be realized even for a user who does not have special rights or facilities.
- the digital broadcasting system ex200 also includes at least the moving image encoding device (image encoding device) or the moving image decoding of each of the above embodiments. Any of the devices (image decoding devices) can be incorporated.
- the broadcast station ex201 multiplexed data obtained by multiplexing music data and the like on video data is transmitted to a communication or satellite ex202 via radio waves.
- This video data is data encoded by the moving image encoding method described in each of the above embodiments (that is, data encoded by the image encoding apparatus according to one aspect of the present invention).
- the broadcasting satellite ex202 transmits a radio wave for broadcasting, and this radio wave is received by a home antenna ex204 capable of receiving satellite broadcasting.
- the received multiplexed data is decoded and reproduced by an apparatus such as the television (receiver) ex300 or the set top box (STB) ex217 (that is, functions as an image decoding apparatus according to one embodiment of the present invention).
- a reader / recorder ex218 that reads and decodes multiplexed data recorded on a recording medium ex215 such as a DVD or a BD, or encodes a video signal on the recording medium ex215 and, in some cases, multiplexes and writes it with a music signal. It is possible to mount the moving picture decoding apparatus or moving picture encoding apparatus described in the above embodiments. In this case, the reproduced video signal is displayed on the monitor ex219, and the video signal can be reproduced in another device or system using the recording medium ex215 on which the multiplexed data is recorded.
- a moving picture decoding apparatus may be mounted in a set-top box ex217 connected to a cable ex203 for cable television or an antenna ex204 for satellite / terrestrial broadcasting and displayed on the monitor ex219 of the television.
- the moving picture decoding apparatus may be incorporated in the television instead of the set top box.
- FIG. 22 is a diagram illustrating a television (receiver) ex300 that uses the video decoding method and the video encoding method described in each of the above embodiments.
- the television ex300 obtains or outputs multiplexed data in which audio data is multiplexed with video data via the antenna ex204 or the cable ex203 that receives the broadcast, and demodulates the received multiplexed data.
- the modulation / demodulation unit ex302 that modulates multiplexed data to be transmitted to the outside, and the demodulated multiplexed data is separated into video data and audio data, or the video data and audio data encoded by the signal processing unit ex306 Is provided with a multiplexing / demultiplexing unit ex303.
- the television ex300 also decodes the audio data and the video data, or encodes the information, the audio signal processing unit ex304, the video signal processing unit ex305 (the image encoding device or the image according to one embodiment of the present invention) A signal processing unit ex306 that functions as a decoding device), a speaker ex307 that outputs the decoded audio signal, and an output unit ex309 that includes a display unit ex308 such as a display that displays the decoded video signal. Furthermore, the television ex300 includes an interface unit ex317 including an operation input unit ex312 that receives an input of a user operation. Furthermore, the television ex300 includes a control unit ex310 that performs overall control of each unit, and a power supply circuit unit ex311 that supplies power to each unit.
- the interface unit ex317 includes a bridge unit ex313 connected to an external device such as a reader / recorder ex218, a recording unit ex216 such as an SD card, and an external recording unit such as a hard disk.
- a driver ex315 for connecting to a medium, a modem ex316 for connecting to a telephone network, and the like may be included.
- the recording medium ex216 is capable of electrically recording information by using a nonvolatile / volatile semiconductor memory element to be stored.
- Each part of the television ex300 is connected to each other via a synchronous bus.
- the television ex300 receives a user operation from the remote controller ex220 or the like, and demultiplexes the multiplexed data demodulated by the modulation / demodulation unit ex302 by the multiplexing / demultiplexing unit ex303 based on the control of the control unit ex310 having a CPU or the like. Furthermore, in the television ex300, the separated audio data is decoded by the audio signal processing unit ex304, and the separated video data is decoded by the video signal processing unit ex305 using the decoding method described in each of the above embodiments.
- the decoded audio signal and video signal are output from the output unit ex309 to the outside. At the time of output, these signals may be temporarily stored in the buffers ex318, ex319, etc. so that the audio signal and the video signal are reproduced in synchronization. Also, the television ex300 may read multiplexed data from recording media ex215 and ex216 such as a magnetic / optical disk and an SD card, not from broadcasting. Next, a configuration in which the television ex300 encodes an audio signal or a video signal and transmits the signal to the outside or to a recording medium will be described.
- the television ex300 receives a user operation from the remote controller ex220 and the like, encodes an audio signal with the audio signal processing unit ex304, and converts the video signal with the video signal processing unit ex305 based on the control of the control unit ex310. Encoding is performed using the encoding method described in (1).
- the encoded audio signal and video signal are multiplexed by the multiplexing / demultiplexing unit ex303 and output to the outside. When multiplexing, these signals may be temporarily stored in the buffers ex320, ex321, etc. so that the audio signal and the video signal are synchronized.
- a plurality of buffers ex318, ex319, ex320, and ex321 may be provided as illustrated, or one or more buffers may be shared. Further, in addition to the illustrated example, data may be stored in the buffer as a buffer material that prevents system overflow and underflow, for example, between the modulation / demodulation unit ex302 and the multiplexing / demultiplexing unit ex303.
- the television ex300 has a configuration for receiving AV input of a microphone and a camera, and performs encoding processing on the data acquired from them. Also good.
- the television ex300 has been described as a configuration capable of the above-described encoding processing, multiplexing, and external output, but these processing cannot be performed, and only the above-described reception, decoding processing, and external output are possible. It may be a configuration.
- the decoding process or the encoding process may be performed by either the television ex300 or the reader / recorder ex218,
- the reader / recorder ex218 may share with each other.
- FIG. 23 shows a configuration of the information reproducing / recording unit ex400 when data is read from or written to an optical disk.
- the information reproducing / recording unit ex400 includes elements ex401, ex402, ex403, ex404, ex405, ex406, and ex407 described below.
- the optical head ex401 irradiates a laser spot on the recording surface of the recording medium ex215 that is an optical disk to write information, and detects information reflected from the recording surface of the recording medium ex215 to read the information.
- the modulation recording unit ex402 electrically drives a semiconductor laser built in the optical head ex401 and modulates the laser beam according to the recording data.
- the reproduction demodulator ex403 amplifies the reproduction signal obtained by electrically detecting the reflected light from the recording surface by the photodetector built in the optical head ex401, separates and demodulates the signal component recorded on the recording medium ex215, and is necessary To play back information.
- the buffer ex404 temporarily holds information to be recorded on the recording medium ex215 and information reproduced from the recording medium ex215.
- the disk motor ex405 rotates the recording medium ex215.
- the servo control unit ex406 moves the optical head ex401 to a predetermined information track while controlling the rotational drive of the disk motor ex405, and performs a laser spot tracking process.
- the system control unit ex407 controls the entire information reproduction / recording unit ex400.
- the system control unit ex407 uses various types of information held in the buffer ex404, and generates and adds new information as necessary.
- the modulation recording unit ex402, the reproduction demodulation unit This is realized by recording / reproducing information through the optical head ex401 while operating the ex403 and the servo control unit ex406 in a coordinated manner.
- the system control unit ex407 includes, for example, a microprocessor, and executes these processes by executing a read / write program.
- the optical head ex401 has been described as irradiating a laser spot.
- a configuration in which higher-density recording is performed using near-field light may be used.
- FIG. 24 shows a schematic diagram of a recording medium ex215 that is an optical disk.
- Guide grooves grooves
- address information indicating the absolute position on the disc is recorded in advance on the information track ex230 by changing the shape of the groove.
- This address information includes information for specifying the position of the recording block ex231 that is a unit for recording data, and the recording block is specified by reproducing the information track ex230 and reading the address information in a recording or reproducing apparatus.
- the recording medium ex215 includes a data recording area ex233, an inner peripheral area ex232, and an outer peripheral area ex234.
- the area used for recording user data is the data recording area ex233, and the inner circumference area ex232 and the outer circumference area ex234 arranged on the inner or outer circumference of the data recording area ex233 are used for specific purposes other than user data recording. Used.
- the information reproducing / recording unit ex400 reads / writes encoded audio data, video data, or multiplexed data obtained by multiplexing these data with respect to the data recording area ex233 of the recording medium ex215.
- an optical disk such as a single-layer DVD or BD has been described as an example.
- the present invention is not limited to these, and an optical disk having a multilayer structure and capable of recording other than the surface may be used.
- an optical disc with a multi-dimensional recording / reproducing structure such as recording information using light of different wavelengths in the same place on the disc, or recording different layers of information from various angles. It may be.
- the car ex210 having the antenna ex205 can receive data from the satellite ex202 and the like, and the moving image can be reproduced on a display device such as the car navigation ex211 that the car ex210 has.
- the configuration of the car navigation ex211 may include a configuration including a GPS receiving unit in the configuration illustrated in FIG. 22, and the same may be applied to the computer ex111, the mobile phone ex114, and the like.
- FIG. 25A is a diagram showing the mobile phone ex114 using the moving picture decoding method and the moving picture encoding method described in the above embodiment.
- the mobile phone ex114 includes an antenna ex350 for transmitting and receiving radio waves to and from the base station ex110, a camera unit ex365 capable of capturing video and still images, a video captured by the camera unit ex365, a video received by the antenna ex350, and the like Is provided with a display unit ex358 such as a liquid crystal display for displaying the decrypted data.
- the mobile phone ex114 further includes a main body unit having an operation key unit ex366, an audio output unit ex357 such as a speaker for outputting audio, an audio input unit ex356 such as a microphone for inputting audio, a captured video,
- an audio input unit ex356 such as a microphone for inputting audio
- a captured video In the memory unit ex367 for storing encoded data or decoded data such as still images, recorded audio, received video, still images, mails, or the like, or an interface unit with a recording medium for storing data
- a slot ex364 is provided.
- the mobile phone ex114 has a power supply circuit part ex361, an operation input control part ex362, and a video signal processing part ex355 with respect to a main control part ex360 that comprehensively controls each part of the main body including the display part ex358 and the operation key part ex366.
- a camera interface unit ex363, an LCD (Liquid Crystal Display) control unit ex359, a modulation / demodulation unit ex352, a multiplexing / demultiplexing unit ex353, an audio signal processing unit ex354, a slot unit ex364, and a memory unit ex367 are connected to each other via a bus ex370. ing.
- the power supply circuit unit ex361 starts up the mobile phone ex114 in an operable state by supplying power from the battery pack to each unit.
- the cellular phone ex114 converts the audio signal collected by the audio input unit ex356 in the voice call mode into a digital audio signal by the audio signal processing unit ex354 based on the control of the main control unit ex360 having a CPU, a ROM, a RAM, and the like. Then, this is subjected to spectrum spread processing by the modulation / demodulation unit ex352, digital-analog conversion processing and frequency conversion processing are performed by the transmission / reception unit ex351, and then transmitted via the antenna ex350.
- the mobile phone ex114 also amplifies the received data received via the antenna ex350 in the voice call mode, performs frequency conversion processing and analog-digital conversion processing, performs spectrum despreading processing by the modulation / demodulation unit ex352, and performs voice signal processing unit After being converted into an analog audio signal by ex354, this is output from the audio output unit ex357.
- the text data of the e-mail input by operating the operation key unit ex366 of the main unit is sent to the main control unit ex360 via the operation input control unit ex362.
- the main control unit ex360 performs spread spectrum processing on the text data in the modulation / demodulation unit ex352, performs digital analog conversion processing and frequency conversion processing in the transmission / reception unit ex351, and then transmits the text data to the base station ex110 via the antenna ex350.
- almost the reverse process is performed on the received data and output to the display unit ex358.
- the video signal processing unit ex355 compresses the video signal supplied from the camera unit ex365 by the moving image encoding method described in the above embodiments. Encode (that is, function as an image encoding device according to an aspect of the present invention), and send the encoded video data to the multiplexing / demultiplexing unit ex353.
- the audio signal processing unit ex354 encodes the audio signal picked up by the audio input unit ex356 while the camera unit ex365 images a video, a still image, etc., and sends the encoded audio data to the multiplexing / separating unit ex353. To do.
- the multiplexing / demultiplexing unit ex353 multiplexes the encoded video data supplied from the video signal processing unit ex355 and the encoded audio data supplied from the audio signal processing unit ex354 by a predetermined method, and is obtained as a result.
- the multiplexed data is subjected to spread spectrum processing by the modulation / demodulation unit (modulation / demodulation circuit unit) ex352, digital-analog conversion processing and frequency conversion processing by the transmission / reception unit ex351, and then transmitted via the antenna ex350.
- the multiplexing / separating unit ex353 separates the multiplexed data into a video data bit stream and an audio data bit stream, and performs video signal processing on the video data encoded via the synchronization bus ex370.
- the encoded audio data is supplied to the audio signal processing unit ex354 while being supplied to the unit ex355.
- the video signal processing unit ex355 decodes the video signal by decoding using the video decoding method corresponding to the video encoding method described in each of the above embodiments (that is, an image according to an aspect of the present invention).
- video and still images included in the moving image file linked to the home page are displayed from the display unit ex358 via the LCD control unit ex359.
- the audio signal processing unit ex354 decodes the audio signal, and the audio is output from the audio output unit ex357.
- the terminal such as the mobile phone ex114 is referred to as a transmission terminal having only an encoder and a receiving terminal having only a decoder.
- a transmission terminal having only an encoder
- a receiving terminal having only a decoder.
- multiplexed data in which music data or the like is multiplexed with video data is received and transmitted, but data in which character data or the like related to video is multiplexed in addition to audio data It may be video data itself instead of multiplexed data.
- the moving picture encoding method or the moving picture decoding method shown in each of the above embodiments can be used in any of the above-described devices / systems. The described effect can be obtained.
- multiplexed data obtained by multiplexing audio data or the like with video data is configured to include identification information indicating which standard the video data conforms to.
- identification information indicating which standard the video data conforms to.
- FIG. 26 is a diagram showing a structure of multiplexed data.
- multiplexed data can be obtained by multiplexing one or more of a video stream, an audio stream, a presentation graphics stream (PG), and an interactive graphics stream.
- the video stream indicates the main video and sub-video of the movie
- the audio stream (IG) indicates the main audio portion of the movie and the sub-audio mixed with the main audio
- the presentation graphics stream indicates the subtitles of the movie.
- the main video indicates a normal video displayed on the screen
- the sub-video is a video displayed on a small screen in the main video.
- the interactive graphics stream indicates an interactive screen created by arranging GUI components on the screen.
- the video stream is encoded by the moving image encoding method or apparatus shown in the above embodiments, or the moving image encoding method or apparatus conforming to the conventional standards such as MPEG-2, MPEG4-AVC, and VC-1. ing.
- the audio stream is encoded by a method such as Dolby AC-3, Dolby Digital Plus, MLP, DTS, DTS-HD, or linear PCM.
- Each stream included in the multiplexed data is identified by PID. For example, 0x1011 for video streams used for movie images, 0x1100 to 0x111F for audio streams, 0x1200 to 0x121F for presentation graphics, 0x1400 to 0x141F for interactive graphics streams, 0x1B00 to 0x1B1F are assigned to video streams used for sub-pictures, and 0x1A00 to 0x1A1F are assigned to audio streams used for sub-audio mixed with the main audio.
- FIG. 27 is a diagram schematically showing how multiplexed data is multiplexed.
- a video stream ex235 composed of a plurality of video frames and an audio stream ex238 composed of a plurality of audio frames are converted into PES packet sequences ex236 and ex239, respectively, and converted into TS packets ex237 and ex240.
- the data of the presentation graphics stream ex241 and interactive graphics ex244 are converted into PES packet sequences ex242 and ex245, respectively, and further converted into TS packets ex243 and ex246.
- the multiplexed data ex247 is configured by multiplexing these TS packets into one stream.
- FIG. 28 shows in more detail how the video stream is stored in the PES packet sequence.
- the first row in FIG. 28 shows a video frame sequence of the video stream.
- the second level shows a PES packet sequence.
- a plurality of Video Presentation Units in the video stream are divided into pictures, B pictures, and P pictures, and are stored in the payload of the PES packet.
- Each PES packet has a PES header, and a PTS (Presentation Time-Stamp) that is a display time of a picture and a DTS (Decoding Time-Stamp) that is a decoding time of a picture are stored in the PES header.
- PTS Presentation Time-Stamp
- DTS Decoding Time-Stamp
- FIG. 29 shows the format of TS packets that are finally written in the multiplexed data.
- the TS packet is a 188-byte fixed-length packet composed of a 4-byte TS header having information such as a PID for identifying a stream and a 184-byte TS payload for storing data.
- the PES packet is divided and stored in the TS payload.
- a 4-byte TP_Extra_Header is added to a TS packet, forms a 192-byte source packet, and is written in multiplexed data.
- TP_Extra_Header information such as ATS (Arrival_Time_Stamp) is described.
- ATS indicates the transfer start time of the TS packet to the PID filter of the decoder.
- Source packets are arranged in the multiplexed data as shown in the lower part of FIG. 29, and the number incremented from the head of the multiplexed data is called SPN (source packet number).
- TS packets included in the multiplexed data include PAT (Program Association Table), PMT (Program Map Table), PCR (Program Clock Reference), and the like in addition to each stream such as video / audio / caption.
- PAT indicates what the PID of the PMT used in the multiplexed data is, and the PID of the PAT itself is registered as 0.
- the PMT has the PID of each stream such as video / audio / subtitles included in the multiplexed data and the attribute information of the stream corresponding to each PID, and has various descriptors related to the multiplexed data.
- the descriptor includes copy control information for instructing permission / non-permission of copying of multiplexed data.
- the PCR corresponds to the ATS where the PCR packet is transferred to the decoder. Contains STC time information.
- FIG. 30 is a diagram for explaining the data structure of the PMT in detail.
- a PMT header describing the length of data included in the PMT is arranged at the head of the PMT.
- a plurality of descriptors related to multiplexed data are arranged.
- the copy control information and the like are described as descriptors.
- a plurality of pieces of stream information regarding each stream included in the multiplexed data are arranged.
- the stream information includes a stream descriptor in which a stream type, a stream PID, and stream attribute information (frame rate, aspect ratio, etc.) are described to identify a compression codec of the stream.
- the multiplexed data is recorded together with the multiplexed data information file.
- the multiplexed data information file is management information of multiplexed data, has a one-to-one correspondence with the multiplexed data, and includes multiplexed data information, stream attribute information, and an entry map.
- the multiplexed data information includes a system rate, a reproduction start time, and a reproduction end time.
- the system rate indicates a maximum transfer rate of multiplexed data to a PID filter of a system target decoder described later.
- the ATS interval included in the multiplexed data is set to be equal to or less than the system rate.
- the playback start time is the PTS of the first video frame of the multiplexed data
- the playback end time is set by adding the playback interval for one frame to the PTS of the video frame at the end of the multiplexed data.
- attribute information about each stream included in the multiplexed data is registered for each PID.
- the attribute information has different information for each video stream, audio stream, presentation graphics stream, and interactive graphics stream.
- the video stream attribute information includes the compression codec used to compress the video stream, the resolution of the individual picture data constituting the video stream, the aspect ratio, and the frame rate. It has information such as how much it is.
- the audio stream attribute information includes the compression codec used to compress the audio stream, the number of channels included in the audio stream, the language supported, and the sampling frequency. With information. These pieces of information are used for initialization of the decoder before the player reproduces it.
- the stream type included in the PMT is used.
- video stream attribute information included in the multiplexed data information is used.
- the video encoding shown in each of the above embodiments for the stream type or video stream attribute information included in the PMT.
- FIG. 33 shows steps of the moving picture decoding method according to the present embodiment.
- step exS100 the stream type included in the PMT or the video stream attribute information included in the multiplexed data information is acquired from the multiplexed data.
- step exS101 it is determined whether or not the stream type or the video stream attribute information indicates multiplexed data generated by the moving picture encoding method or apparatus described in the above embodiments. To do.
- step exS102 the above embodiments are performed. Decoding is performed by the moving picture decoding method shown in the form.
- the conventional information Decoding is performed by a moving image decoding method compliant with the standard.
- FIG. 34 shows a configuration of the LSI ex500 that is made into one chip.
- the LSI ex500 includes elements ex501, ex502, ex503, ex504, ex505, ex506, ex507, ex508, and ex509 described below, and each element is connected via a bus ex510.
- the power supply circuit unit ex505 is activated to an operable state by supplying power to each unit when the power supply is on.
- the LSI ex500 uses the AV I / O ex509 to perform the microphone ex117 and the camera ex113 based on the control of the control unit ex501 including the CPU ex502, the memory controller ex503, the stream controller ex504, the driving frequency control unit ex512, and the like.
- the AV signal is input from the above.
- the input AV signal is temporarily stored in an external memory ex511 such as SDRAM.
- the accumulated data is divided into a plurality of times as appropriate according to the processing amount and the processing speed and sent to the signal processing unit ex507, and the signal processing unit ex507 encodes an audio signal and / or video. Signal encoding is performed.
- the encoding process of the video signal is the encoding process described in the above embodiments.
- the signal processing unit ex507 further performs processing such as multiplexing the encoded audio data and the encoded video data according to circumstances, and outputs the result from the stream I / Oex 506 to the outside.
- the output multiplexed data is transmitted to the base station ex107 or written to the recording medium ex215. It should be noted that data should be temporarily stored in the buffer ex508 so as to be synchronized when multiplexing.
- the memory ex511 is described as an external configuration of the LSI ex500.
- a configuration included in the LSI ex500 may be used.
- the number of buffers ex508 is not limited to one, and a plurality of buffers may be provided.
- the LSI ex500 may be made into one chip or a plurality of chips.
- control unit ex501 includes the CPU ex502, the memory controller ex503, the stream controller ex504, the drive frequency control unit ex512, and the like, but the configuration of the control unit ex501 is not limited to this configuration.
- the signal processing unit ex507 may further include a CPU.
- the CPU ex502 may be configured to include a signal processing unit ex507 or, for example, an audio signal processing unit that is a part of the signal processing unit ex507.
- the control unit ex501 is configured to include a signal processing unit ex507 or a CPU ex502 having a part thereof.
- LSI LSI
- IC system LSI
- super LSI ultra LSI depending on the degree of integration
- the method of circuit integration is not limited to LSI, and implementation with a dedicated circuit or a general-purpose processor is also possible.
- An FPGA Field Programmable Gate Array
- Such a programmable logic device typically loads or reads a program constituting software or firmware from a memory or the like, so that the moving image encoding method or the moving image described in each of the above embodiments is used.
- An image decoding method can be performed.
- FIG. 35 shows a configuration ex800 in the present embodiment.
- the drive frequency switching unit ex803 sets the drive frequency high when the video data is generated by the moving image encoding method or apparatus described in the above embodiments.
- the decoding processing unit ex801 that executes the moving picture decoding method described in each of the above embodiments is instructed to decode the video data.
- the video data is video data compliant with the conventional standard, compared to the case where the video data is generated by the moving picture encoding method or apparatus shown in the above embodiments, Set the drive frequency low. Then, it instructs the decoding processing unit ex802 compliant with the conventional standard to decode the video data.
- the drive frequency switching unit ex803 includes a CPU ex502 and a drive frequency control unit ex512 in FIG.
- the decoding processing unit ex801 that executes the moving picture decoding method shown in each of the above embodiments and the decoding processing unit ex802 that complies with the conventional standard correspond to the signal processing unit ex507 in FIG.
- the CPU ex502 identifies which standard the video data conforms to. Then, based on the signal from the CPU ex502, the drive frequency control unit ex512 sets the drive frequency. Further, based on the signal from the CPU ex502, the signal processing unit ex507 decodes the video data.
- the identification information described in the fourth embodiment may be used.
- the identification information is not limited to that described in the fourth embodiment, and any information that can identify which standard the video data conforms to may be used. For example, it is possible to identify which standard the video data conforms to based on an external signal that identifies whether the video data is used for a television or a disk. In some cases, identification may be performed based on such an external signal.
- the selection of the driving frequency in the CPU ex502 may be performed based on, for example, a lookup table in which video data standards and driving frequencies are associated with each other as shown in FIG. The look-up table is stored in the buffer ex508 or the internal memory of the LSI, and the CPU ex502 can select the drive frequency by referring to the look-up table.
- FIG. 36 shows steps for executing the method of the present embodiment.
- the signal processing unit ex507 acquires identification information from the multiplexed data.
- the CPU ex502 identifies whether the video data is generated by the encoding method or apparatus described in each of the above embodiments based on the identification information.
- the CPU ex502 sends a signal for setting the drive frequency high to the drive frequency control unit ex512. Then, the drive frequency control unit ex512 sets a high drive frequency.
- step exS203 the CPU ex502 drives the signal for setting the drive frequency low. This is sent to the frequency control unit ex512. Then, in the drive frequency control unit ex512, the drive frequency is set to be lower than that in the case where the video data is generated by the encoding method or apparatus described in the above embodiments.
- the power saving effect can be further enhanced by changing the voltage applied to the LSI ex500 or the device including the LSI ex500 in conjunction with the switching of the driving frequency. For example, when the drive frequency is set low, it is conceivable that the voltage applied to the LSI ex500 or the device including the LSI ex500 is set low as compared with the case where the drive frequency is set high.
- the setting method of the driving frequency may be set to a high driving frequency when the processing amount at the time of decoding is large, and to a low driving frequency when the processing amount at the time of decoding is small. It is not limited to the method.
- the amount of processing for decoding video data compliant with the MPEG4-AVC standard is larger than the amount of processing for decoding video data generated by the moving picture encoding method or apparatus described in the above embodiments. It is conceivable that the setting of the driving frequency is reversed to that in the case described above.
- the method for setting the drive frequency is not limited to the configuration in which the drive frequency is lowered.
- the voltage applied to the LSIex500 or the apparatus including the LSIex500 is set high.
- the driving of the CPU ex502 is stopped.
- the CPU ex502 is temporarily stopped because there is room in processing. Is also possible. Even when the identification information indicates that the video data is generated by the moving image encoding method or apparatus described in each of the above embodiments, if there is a margin for processing, the CPU ex502 is temporarily driven. It can also be stopped. In this case, it is conceivable to set the stop time shorter than in the case where the video data conforms to the conventional standards such as MPEG-2, MPEG4-AVC, and VC-1.
- a plurality of video data that conforms to different standards may be input to the above-described devices and systems such as a television and a mobile phone.
- the signal processing unit ex507 of the LSI ex500 needs to support a plurality of standards in order to be able to decode even when a plurality of video data complying with different standards is input.
- the signal processing unit ex507 corresponding to each standard is used individually, there is a problem that the circuit scale of the LSI ex500 increases and the cost increases.
- a decoding processing unit for executing the moving picture decoding method shown in each of the above embodiments and a decoding conforming to a standard such as MPEG-2, MPEG4-AVC, or VC-1
- the processing unit is partly shared.
- An example of this configuration is shown as ex900 in FIG. 38A.
- the moving picture decoding method shown in each of the above embodiments and the moving picture decoding method compliant with the MPEG4-AVC standard are processed in processes such as entropy coding, inverse quantization, deblocking filter, and motion compensation. Some contents are common.
- the decoding processing unit ex902 corresponding to the MPEG4-AVC standard is shared, and for other processing contents specific to one aspect of the present invention that do not correspond to the MPEG4-AVC standard, a dedicated decoding processing unit A configuration using ex901 is conceivable.
- a dedicated decoding processing unit ex901 is used for entropy decoding, and other dequantization, deblocking filter, and motion compensation are used. For any or all of these processes, it is conceivable to share the decoding processing unit.
- the decoding processing unit for executing the moving picture decoding method described in each of the above embodiments is shared, and the processing content specific to the MPEG4-AVC standard As for, a configuration using a dedicated decoding processing unit may be used.
- ex1000 in FIG. 38B shows another example in which processing is partially shared.
- a dedicated decoding processing unit ex1001 corresponding to the processing content specific to one aspect of the present invention
- a dedicated decoding processing unit ex1002 corresponding to the processing content specific to another conventional standard
- a common decoding processing unit ex1003 corresponding to the processing contents common to the moving image decoding method according to the above and other conventional moving image decoding methods.
- the dedicated decoding processing units ex1001 and ex1002 are not necessarily specialized in one aspect of the present invention or processing content specific to other conventional standards, and can execute other general-purpose processing. Also good.
- the configuration of the present embodiment can be implemented by LSI ex500.
- the processing content common to the moving picture decoding method according to one aspect of the present invention and the moving picture decoding method of the conventional standard reduces the circuit scale of the LSI by sharing the decoding processing unit, In addition, the cost can be reduced.
- the moving image encoding device or moving image decoding device can be used in, for example, a television receiver, a digital video recorder, a car navigation system, a mobile phone, a digital camera, or a digital video camera. .
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Compression Or Coding Systems Of Tv Signals (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
- Compression Of Band Width Or Redundancy In Fax (AREA)
Abstract
Description
SAO処理では、再構成画像に含まれる複数の画素は、複数のカテゴリに分類される。そして、カテゴリ毎に、当該カテゴリに属する画素値に対して、当該カテゴリに対応するオフセット値が加算される。なお、画素の分類方法としては複数の分類方法が用意されている。したがって、実際に符号化に利用された分類方法を示すパラメータ(つまり、サンプルオフセット処理の種別を識別するパラメータ(sao_type_idx))が算術符号化され、ビットストリームに付加される。
<全体構成>
図1は、実施の形態1における動画像符号化装置100の構成を示す。この動画像符号化装置100は、入力ピクチャをブロック毎に符号化する。
次に、以上のように構成された動画像符号化装置100の動作について説明する。図2は、実施の形態1における動画像符号化装置100の処理動作を示す。
ブロック分割部101は、入力ピクチャを複数のブロック(例えば符号化ユニット)に分割する。そして、複数のブロックは、順次、符号化対象ブロック(入力画像)として、減算部103と予測部102とに出力される。この時、ブロックのサイズは可変である。ブロック分割部101は、画像の特徴を用いて、入力ピクチャを複数のブロックに分割する。例えば、ブロックの最小サイズは、横4画素×縦4画素であり、ブロックの最大サイズは横32画素×縦32画素である。
予測部102は、符号化対象ブロックと、フレームメモリ110に格納されている、既に符号化されたピクチャに対応する再構成ピクチャとに基づいて、予測ブロックを生成する。
減算部103は、符号化対象ブロックと予測ブロックとから残差ブロックを生成する。
変換部104は、残差ブロックを周波数係数に変換する。そして、変換部104は、周波数係数を量子化する。
逆変換部105は、量子化された周波数係数を逆量子化する。そして、逆変換部105は、逆量子化された周波数係数を逆変換することにより、残差ブロックを復元する。
加算部106は、復元された残差ブロックと予測ブロックとを加算することにより再構成ブロック(再構成画像)を生成する。再構成ブロック(再構成画像)は、ローカルデコードブロック(ローカルデコード画像)と呼ばれる場合もある。
SAO処理部107は、SAOパラメータを決定する。また、SAO処理部107は、再構成ブロックに含まれる少なくとも1つの画素値(サンプル値)にオフセット値を加算し、加算結果をフレームメモリ110に格納する。つまり、SAO処理部107は、SAO処理後の再構成ブロックをフレームメモリ110に格納する。
SAOパラメータ可変長符号化部108は、SAOパラメータを可変長符号化(エントロピー符号化)し、符号列を出力する。
係数可変長符号化部109は、周波数係数を可変長符号化し、符号列を出力する。
入力ピクチャ内の全ブロックの符号化が完了するまで、ステップS102からステップS109を繰り返す。
図3は、実施の形態1におけるSAOパラメータ可変長符号化部108の内部構成を示す。図3に示すように、SAOパラメータ可変長符号化部108は、sao_type_idx符号化部121と、sao_offset符号化部122とを備える。
次に、以上のように構成されたSAOパラメータ可変長符号化部108の動作について説明する。図4は、実施の形態1におけるSAOパラメータ可変長符号化部108の処理動作を示す。
sao_type_idx符号化部121は、SAO処理の種別を識別するsao_type_idxを符号化する。
sao_offset符号化部122は、SAO処理におけるオフセット値を示すsao_offsetを符号化する。
図5は、実施の形態1におけるsao_type_idx符号化部121の内部構成を示す。図5に示すように、sao_type_idx符号化部121は、sao_type_idx2値化部140と、sao_type_idx算術符号化部150とを備える。
次に、以上のように構成されたsao_type_idx符号化部121の動作について詳細を説明する。図6は、実施の形態1におけるsao_type_idx符号化部121の処理動作を示す。
bin設定部141は、sao_type_idxの値を2値信号(binストリング)に変換する。具体的には、bin設定部141は、2値信号内におけるbinの位置を識別するインデックス(binIdx)とsao_type_idxの値とを用いて、2値信号を構成する各binに「0」もしくは「1」を設定する。ここでは、sao_type_idxの値の範囲は、0以上5以下である。
算術符号化切替部151は、binIdxの値に基づいて、binの算術符号化を行う処理部(構成要素)を切り替える。
最終bin判定部142は、binが「0」の値を有するかどうか(第1条件)、および、binIdxが「4」の値を有するかどうか(第2条件)を判定する。ここで、第1条件および第2条件のうちの少なくとも一方が満たされる場合は、sao_type_idxの符号化は完了する。
以上、本実施の形態によれば、sao_type_idxが最大値を有する場合は、2値信号の最後に0を付与しないことにより、符号量を削減することができる。非特許文献1に記載のHEVC規格では、sao_type_idxの値「5」を2値信号「111110」に変換している。しかし、sao_type_idxは0から5までの値しか取らないので、復号装置側では2値信号内の「1」の連続個数が5個(「11111」)となった時点でsao_type_idxの値は「5」であると明確になる。したがって、sao_type_idxの値が最大値「5」と一致する場合は、2値信号の最後に「0」を含まないように2値化することにより、符号量を削減することができる。
次に、実施の形態2について説明する。実施の形態2では、実施の形態1の動画像符号化方法によって符号化された画像を復号する。特に、実施の形態1において符号化された、サンプルオフセット処理の種別を識別するパラメータを算術復号する。
図12は、実施の形態2における動画像復号装置200の構成を示す。この動画像復号装置200は、符号化ピクチャをブロック毎に復号する。
次に、以上のように構成された動画像復号装置200の動作について説明する。図13は、実施の形態2における動画像復号装置200の処理動作を示す。
SAOパラメータ可変長復号部201は、符号列(ビットストリーム)に含まれる符号化されたSAOパラメータを可変長復号(エントロピー復号)する。
係数可変長復号部202は、符号列に含まれる符号化された周波数係数を可変長復号し、逆変換部203へ出力する。
逆変換部203は、周波数係数を画素データに逆変換し、残差ブロックを生成する。
予測部204は、フレームメモリ208に格納されている、既に復号されたピクチャに基づいて、予測ブロックを生成する。
加算部205は、予測ブロックと残差ブロックとを加算して再構成ブロックを生成する。
SAO処理部206は、SAOパラメータに従って、再構成ブロックに含まれる複数の画素を複数のカテゴリに分類する。そして、カテゴリ毎に対応したオフセット値を加算する。つまり、SAO処理部206は、SAOパラメータを用いて、再構成ブロックにSAO処理を適用する。ここでは、SAOパラメータは、SAO処理の種別を識別するパラメータ(sao_type_idx)とオフセット値を示すパラメータ(sao_offset)とを含む。
復号対象ピクチャ内の全ブロックの復号が完了するまでステップS201~ステップS206を繰り返す。
ブロック結合部207は、複数のブロックを結合することによって復号ピクチャを生成する。また、ブロック結合部207は、復号ピクチャをフレームメモリ208に格納する。
図14は、実施の形態2におけるSAOパラメータ可変長復号部201の内部構成を示す。図14に示すように、SAOパラメータ可変長復号部201は、sao_type_idx復号部221と、sao_offset復号部222とを備える。
次に、以上のように構成されたSAOパラメータ可変長復号部201の動作について説明する。図15は、実施の形態2におけるSAOパラメータ可変長復号部201の処理動作を示す。
sao_type_idx復号部221は、符号化されたsao_type_idxを復号する。
sao_offset復号部222は、符号化されたsao_offsetを復号する。
図16は、実施の形態2におけるsao_type_idx復号部221の内部構成を示す。図16に示すように、sao_type_idx復号部221は、sao_type_idx算術復号部240と、sao_type_idx多値化部250とを備える。
次に、以上のように構成されたsao_type_idx復号部221の動作について詳細を説明する。図17は、実施の形態2におけるsao_type_idx復号部221の処理動作を示す。
算術復号切替部241は、処理対象binのbinIdxの値を判定する。そして、算術復号切替部241は、判定されたbinIdxの値に基づいて、符号化されたbinの算術復号を行う処理部(構成要素)を切り替える。具体的には、binIdxの値が「0」と一致する場合は、算術復号切替部241は、第1コンテキスト適応算術復号部242に切り替える。また、binIdxの値が「1」と一致する場合は、算術復号切替部241は、第2コンテキスト適応算術復号部243に切り替える。また、binIdxの値が「0」とも「1」とも一致しない場合は、算術復号切替部241は、バイパス算術復号部244に切り替える。
最終bin判定部251は、算術復号結果であるbinの値が「0」と一致する場合、もしくは、binIdxの値が「4」と一致する場合は、符号化されたbinの算術復号を完了し、ステップS249へ進む。一方、binの値が「1」と一致し、かつ、binIdxの値が3以下である場合は、最終bin判定部251は、binIdxの値に「1」を加算し、ステップS242へ進む。
sao_type_idx設定部252は、binIdxの値をsao_type_idxに設定する。また、binIdxの値が「4」と一致し、かつ、binの値が「1」と一致する場合は、sao_type_idxに「5」を設定する。これらのステップS249~S251によって、2値信号の最後に「0」が無くても、2値信号からsao_type_idxの値「5」に変換することができる。2値信号と多値信号の対応関係は、実施の形態1の図7と同様である。
以上、本実施の形態によれば、実施の形態1において符号化されたsao_type_idxを復号することができる。つまり、sao_type_idxの値に対応する2値信号の符号化された少なくとも一部をバイパス算術復号により復号することができる。したがって、実施の形態1と同様の効果を奏することができる。例えば、符号化効率の低下を抑制しつつ、処理の高速化あるいは処理負荷の低減を図ることができる。
上記各実施の形態で示した動画像符号化方法(画像符号化方法)または動画像復号化方法(画像復号方法)の構成を実現するためのプログラムを記憶メディアに記録することにより、上記各実施の形態で示した処理を独立したコンピュータシステムにおいて簡単に実施することが可能となる。記憶メディアは、磁気ディスク、光ディスク、光磁気ディスク、ICカード、半導体メモリ等、プログラムを記録できるものであればよい。
上記各実施の形態で示した動画像符号化方法または装置と、MPEG-2、MPEG4-AVC、VC-1など異なる規格に準拠した動画像符号化方法または装置とを、必要に応じて適宜切替えることにより、映像データを生成することも可能である。
上記各実施の形態で示した動画像符号化方法および装置、動画像復号化方法および装置は、典型的には集積回路であるLSIで実現される。一例として、図34に1チップ化されたLSIex500の構成を示す。LSIex500は、以下に説明する要素ex501、ex502、ex503、ex504、ex505、ex506、ex507、ex508、ex509を備え、各要素はバスex510を介して接続している。電源回路部ex505は電源がオン状態の場合に各部に対して電力を供給することで動作可能な状態に起動する。
上記各実施の形態で示した動画像符号化方法または装置によって生成された映像データを復号する場合、従来のMPEG-2、MPEG4-AVC、VC-1などの規格に準拠する映像データを復号する場合に比べ、処理量が増加することが考えられる。そのため、LSIex500において、従来の規格に準拠する映像データを復号する際のCPUex502の駆動周波数よりも高い駆動周波数に設定する必要がある。しかし、駆動周波数を高くすると、消費電力が高くなるという課題が生じる。
テレビや、携帯電話など、上述した機器・システムには、異なる規格に準拠する複数の映像データが入力される場合がある。このように、異なる規格に準拠する複数の映像データが入力された場合にも復号できるようにするために、LSIex500の信号処理部ex507が複数の規格に対応している必要がある。しかし、それぞれの規格に対応する信号処理部ex507を個別に用いると、LSIex500の回路規模が大きくなり、また、コストが増加するという課題が生じる。
101 ブロック分割部
102、204 予測部
103 減算部
104 変換部
105、203 逆変換部
106、205 加算部
107、206 SAO処理部
108 SAOパラメータ可変長符号化部
109 係数可変長符号化部
110、208 フレームメモリ
121 sao_type_idx符号化部
122 sao_offset符号化部
140 sao_type_idx2値化部
141 bin設定部
142、251 最終bin判定部
150 sao_type_idx算術符号化部
151 算術符号化切替部
152 第1コンテキスト適応算術符号化部
153 第2コンテキスト適応算術符号化部
154 バイパス算術符号化部
200、400 動画像復号装置
201 SAOパラメータ可変長復号部
207 ブロック結合部
221 sao_type_idx復号部
222 sao_offset復号部
240 sao_type_idx算術復号部
241 算術復号切替部
242 第1コンテキスト適応算術復号部
243 第2コンテキスト適応算術復号部
244 バイパス算術復号部
250 sao_type_idx多値化部
252 sao_type_idx設定部
301 2値化部
302 算術符号化部
401 算術復号部
402 多値化部
Claims (15)
- 入力画像を符号化する動画像符号化方法であって、
前記入力画像に対応する再構成画像に適用されるサンプルオフセット処理の種別を識別する第1パラメータの値を第1の2値信号に変換し、
固定確率が用いられるバイパス算術符号化により、前記第1の2値信号の少なくとも一部を符号化する
動画像符号化方法。 - 前記第1の2値信号の第1部分は、コンテキスト適応算術符号化により符号化され、
前記第1の2値信号が前記第1部分の後に第2部分を含む場合に、前記第1の2値信号の第2部分は、バイパス算術符号化により符号化される
請求項1に記載の動画像符号化方法。 - 前記第1パラメータの値が所定値と一致する場合、前記サンプルオフセット処理は、前記再構成画像に適用されず、
前記第1の2値信号の第1部分は、前記第1パラメータの値が前記所定値と一致するか否かを示す
請求項2に記載の動画像符号化方法。 - 前記第1の2値信号の第1部分は、前記第1の2値信号の先頭のビットからなり、
前記第1の2値信号の第2部分は、前記第1の2値信号の残りのビットからなる
請求項2または3に記載の動画像符号化方法。 - 前記動画像符号化方法は、さらに、
画面内予測モードを識別する第2パラメータの値と、動きベクトルを含む候補のリストからインター予測に用いる候補を識別する第3パラメータの値との少なくとも一方を第2の2値信号に変換し、
コンテキスト適応算術符号化により、前記第2の2値信号の第1部分を符号化し、
前記第2の2値信号が前記第1部分の後に第2部分を含む場合に、バイパス算術符号化により前記第2の2値信号の第2部分を符号化し、
前記第1の2値信号の第1部分のビット長と、前記第2の2値信号の第1部分のビット長とは、一致する
請求項2~4のいずれか1項に記載の動画像符号化方法。 - 前記第1の2値信号は、前記第1パラメータの値が0より大きい場合に、第1シンボルを有する1以上の第1ビットであって前記第1パラメータの値と一致する数の第1ビットを含み、
前記第1の2値信号は、(a)前記第1パラメータの値が最大値より小さい場合に、さらに、第2シンボルを有する1つの第2ビットを含み、(b)前記第1パラメータの値が前記最大値と一致する場合に、前記第2ビットを含まない
請求項1~5のいずれか1項に記載の動画像符号化方法。 - 符号化画像を復号する動画像復号方法であって、
前記符号化画像から得られる再構成画像に適用されるサンプルオフセット処理の種別を識別する第1パラメータの値に対応する第1の2値信号の符号化された少なくとも一部を、固定確率が用いられるバイパス算術復号により復号し、
復号された前記第1の2値信号を前記第1パラメータの値に変換する
動画像復号方法。 - 前記第1の2値信号の符号化された第1部分は、コンテキスト適応算術復号により復号され、
前記第1の2値信号が前記第1部分の後に第2部分を含む場合に、前記第1の2値信号の符号化された第2部分は、バイパス算術復号により復号される
請求項7に記載の動画像復号方法。 - 前記第1パラメータの値が所定値と一致する場合、前記サンプルオフセット処理は、前記再構成画像に適用されず、
前記第1の2値信号の第1部分は、前記第1パラメータの値が前記所定値と一致するか否かを示す
請求項8に記載の動画像復号方法。 - 前記第1の2値信号の第1部分は、前記第1の2値信号の先頭のビットからなり、
前記第1の2値信号の第2部分は、前記第1の2値信号の残りのビットからなる
請求項8または9に記載の動画像復号方法。 - 前記動画像復号方法は、さらに、
画面内予測モードを識別する第2パラメータの値と、動きベクトルを含む候補のリストからインター予測に用いる候補を識別する第3パラメータの値との少なくとも一方に対応する第2の2値信号の符号化された第1部分を、コンテキスト適応算術復号により復号し、
前記第2の2値信号が前記第1部分の後に第2部分を含む場合に、バイパス算術復号により前記第2の2値信号の符号化された第2部分を復号し、
前記第1の2値信号の第1部分のビット長と、前記第2の2値信号の第1部分のビット長とは、一致する
請求項8~10のいずれか1項に記載の動画像復号方法。 - 前記第1の2値信号は、前記第1パラメータの値が0より大きい場合に、第1シンボルを有する1以上の第1ビットであって前記第1パラメータの値と一致する数の第1ビットを含み、
前記第1の2値信号は、(a)前記第1パラメータの値が最大値より小さい場合に、さらに、第2シンボルを有する1つの第2ビットを含み、(b)前記第1パラメータの値が前記最大値と一致する場合に、前記第2ビットを含まない
請求項7~11のいずれか1項に記載の動画像復号方法。 - 入力画像を符号化する動画像符号化装置であって、
前記入力画像に対応する再構成画像に適用されるサンプルオフセット処理の種別を識別する第1パラメータの値を第1の2値信号に変換する2値化部と、
固定確率が用いられるバイパス算術符号化により、前記第1の2値信号の少なくとも一部を符号化する算術符号化部とを備える
動画像符号化装置。 - 符号化画像を復号する動画像復号装置であって、
前記符号化画像から得られる再構成画像に適用されるサンプルオフセット処理の種別を識別する第1パラメータの値に対応する符号化された第1の2値信号の少なくとも一部を、固定確率が用いられるバイパス算術復号により復号する算術復号部と、
復号された前記第1の2値信号を前記第1パラメータの値に変換する多値化部とを備える
動画像復号装置。 - 請求項13に記載の動画像符号化装置と、
請求項14に記載の動画像復号装置とを備える
動画像符号化復号装置。
Priority Applications (13)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
BR122023000800-6A BR122023000800B1 (pt) | 2012-06-04 | 2013-05-17 | Método e aparelho de codificação de imagem em movimento, e método e aparelho de decodificação de imagem em movimento |
KR1020137034284A KR102060617B1 (ko) | 2012-06-04 | 2013-05-17 | 동화상 부호화 방법, 동화상 부호화 장치, 동화상 복호 방법, 및, 동화상 복호 장치 |
CN201380001846.0A CN103650498B (zh) | 2012-06-04 | 2013-05-17 | 运动图像解码方法及运动图像解码装置 |
BR112013032418-0A BR112013032418B1 (pt) | 2012-06-04 | 2013-05-17 | Método e aparelho de codificação de imagem em movimento, método e aparelho de decodificação de imagem em movimento, e aparelho de codificação e decodificação de imagem em movimento |
EP22151589.3A EP4020990A1 (en) | 2012-06-04 | 2013-05-17 | Video image encoding device, video image decoding device |
CA2840064A CA2840064C (en) | 2012-06-04 | 2013-05-17 | Moving picture coding method, moving picture coding apparatus, moving picture decoding method, and moving picture decoding apparatus |
EP13800607.7A EP2858357B1 (en) | 2012-06-04 | 2013-05-17 | Video image encoding method, video image decoding method |
AU2013273044A AU2013273044B2 (en) | 2012-06-04 | 2013-05-17 | Video image encoding method, video image encoding device, video image decoding method, and video image decoding device |
RU2013157568A RU2623798C2 (ru) | 2012-06-04 | 2013-05-17 | Способ кодирования движущихся графических изображений, устройство кодирования движущихся графических изображений, способ декодирования движущихся графических изображений и устройство декодирования движущихся графических изображений |
ES13800607T ES2923648T3 (es) | 2012-06-04 | 2013-05-17 | Procedimiento de codificación de imágenes de vídeo, procedimiento de decodificación de imágenes de vídeo |
PL13800607.7T PL2858357T3 (pl) | 2012-06-04 | 2013-05-17 | Sposób kodowania obrazów wideo, sposób dekodowania obrazów wideo |
MX2013014753A MX340432B (es) | 2012-06-04 | 2013-05-17 | Metodo de codificacion de imagenes en movimiento, aparato de codificacion de imagenes en movimiento, metodo de decodificacion de imagenes en movimiento y aparato de decodificacion de imagenes en movimiento. |
JP2013551818A JP6288423B2 (ja) | 2012-06-04 | 2013-05-17 | 動画像符号化方法、動画像符号化装置、動画像復号方法、および、動画像復号装置 |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201261655092P | 2012-06-04 | 2012-06-04 | |
US61/655,092 | 2012-06-04 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2013183232A1 true WO2013183232A1 (ja) | 2013-12-12 |
Family
ID=49670229
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2013/003141 WO2013183232A1 (ja) | 2012-06-04 | 2013-05-17 | 動画像符号化方法、動画像符号化装置、動画像復号方法、および、動画像復号装置 |
Country Status (16)
Country | Link |
---|---|
US (4) | US9414057B2 (ja) |
EP (2) | EP4020990A1 (ja) |
JP (1) | JP6288423B2 (ja) |
KR (1) | KR102060617B1 (ja) |
CN (2) | CN103650498B (ja) |
AR (1) | AR091182A1 (ja) |
AU (1) | AU2013273044B2 (ja) |
BR (2) | BR112013032418B1 (ja) |
CA (1) | CA2840064C (ja) |
ES (1) | ES2923648T3 (ja) |
MX (1) | MX340432B (ja) |
PL (1) | PL2858357T3 (ja) |
RU (1) | RU2623798C2 (ja) |
SG (1) | SG10201608534XA (ja) |
TW (1) | TWI554947B (ja) |
WO (1) | WO2013183232A1 (ja) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2019024219A (ja) * | 2012-06-28 | 2019-02-14 | キヤノン株式会社 | 符号化ビデオデータのサンプル適応オフセットデータを復号するための方法、プログラム、コンピュータ可読記憶媒体、およびビデオデコーダ |
US10623017B2 (en) | 2016-05-13 | 2020-04-14 | Nec Corporation | Arithmetic coding device, arithmetic coding method, and arithmetic coding circuit |
Families Citing this family (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
SG10201608592UA (en) * | 2012-05-25 | 2016-12-29 | Sun Patent Trust | Image coding method, image coding apparatus, image decoding method, image decoding apparatus, and image coding and decoding apparatus |
PL2858354T3 (pl) | 2012-05-25 | 2023-05-02 | Sun Patent Trust | Sposób kodowania obrazów wideo, sposób dekodowania obrazów wideo, urządzenie do kodowania obrazów wideo, urządzenie do dekodowania obrazów wideo oraz urządzenie do kodowania-dekodowania obrazów wideo |
RU2623798C2 (ru) * | 2012-06-04 | 2017-06-29 | Сан Пэтент Траст | Способ кодирования движущихся графических изображений, устройство кодирования движущихся графических изображений, способ декодирования движущихся графических изображений и устройство декодирования движущихся графических изображений |
TWI618404B (zh) * | 2012-06-27 | 2018-03-11 | Sony Corp | Image processing device and method |
WO2015196333A1 (en) * | 2014-06-23 | 2015-12-30 | Mediatek Singapore Pte. Ltd. | Segmental prediction for video coding |
WO2016044979A1 (en) * | 2014-09-22 | 2016-03-31 | Mediatek Singapore Pte. Ltd. | Segmental prediction for video coding |
JP6681580B2 (ja) * | 2014-08-04 | 2020-04-15 | パナソニックIpマネジメント株式会社 | 送信方法、受信方法、送信装置及び受信装置 |
US9716889B2 (en) | 2014-12-09 | 2017-07-25 | Sony Corporation | Intra and inter-color prediction for Bayer image coding |
FR3066873A1 (fr) * | 2017-05-29 | 2018-11-30 | Orange | Procedes et dispositifs de codage et de decodage d'un flux de donnees representatif d'au moins une image |
CN109582930B (zh) * | 2017-09-29 | 2022-12-20 | 北京金山安全软件有限公司 | 一种滑动输入解码方法、装置及电子设备 |
JP6847318B2 (ja) * | 2018-09-03 | 2021-03-24 | 三菱電機株式会社 | 信号表示制御装置および信号表示制御プログラム |
JP7311036B2 (ja) * | 2020-03-31 | 2023-07-19 | 富士通株式会社 | 画像処理制御装置、画像処理制御プログラム、及び画像処理制御方法 |
CN114554205B (zh) * | 2020-11-26 | 2023-03-10 | 华为技术有限公司 | 一种图像编解码方法及装置 |
Family Cites Families (81)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FI117533B (fi) * | 2000-01-20 | 2006-11-15 | Nokia Corp | Menetelmä digitaalisten videokuvien suodattamiseksi |
US20040062310A1 (en) | 2002-01-17 | 2004-04-01 | Zhong Xue | Coding distortion removal method, video encoding method, video decoding method, and apparatus and program for the same |
US6894628B2 (en) | 2003-07-17 | 2005-05-17 | Fraunhofer-Gesellschaft Zur Forderung Der Angewandten Forschung E.V. | Apparatus and methods for entropy-encoding or entropy-decoding using an initialization of context variables |
US6900748B2 (en) * | 2003-07-17 | 2005-05-31 | Fraunhofer-Gesellschaft Zur Foerderung Der Angewandten Forschung E.V. | Method and apparatus for binarization and arithmetic coding of a data value |
WO2005018239A1 (ja) | 2003-08-19 | 2005-02-24 | Matsushita Electric Industrial Co., Ltd. | 動画像符号化方法および動画像復号化方法 |
KR100674941B1 (ko) * | 2005-01-13 | 2007-01-26 | 삼성전자주식회사 | 내용 적응 가변 길이 부호화 장치 및 방법 |
KR100624432B1 (ko) * | 2004-08-05 | 2006-09-19 | 삼성전자주식회사 | 내용 기반 적응적 이진 산술 복호화 방법 및 장치 |
JP4856954B2 (ja) | 2005-06-08 | 2012-01-18 | パナソニック株式会社 | 画像符号化装置 |
KR100718134B1 (ko) | 2005-07-21 | 2007-05-14 | 삼성전자주식회사 | 비트율에 적응적인 영상 데이터 이진 산술 부호화/복호화장치 및 방법 |
US7221296B2 (en) * | 2005-08-22 | 2007-05-22 | Streaming Networks (Pvt.) Ltd. | Method and system for fast context based adaptive binary arithmetic coding |
CN100438629C (zh) | 2005-09-19 | 2008-11-26 | 华为技术有限公司 | 图像编码处理中的环路滤波方法 |
CN100466739C (zh) * | 2005-10-12 | 2009-03-04 | 华为技术有限公司 | Cabac解码系统及方法 |
JP2007142637A (ja) | 2005-11-16 | 2007-06-07 | Matsushita Electric Ind Co Ltd | 画像情報符号化装置 |
US8606023B2 (en) | 2006-06-26 | 2013-12-10 | Qualcomm Incorporated | Reduction of errors during computation of inverse discrete cosine transform |
RU2419855C2 (ru) | 2006-06-26 | 2011-05-27 | Квэлкомм Инкорпорейтед | Снижение ошибок в ходе вычисления обратного дискретного косинусного преобразования |
US7742524B2 (en) | 2006-11-17 | 2010-06-22 | Lg Electronics Inc. | Method and apparatus for decoding/encoding a video signal using inter-layer prediction |
CN100512443C (zh) * | 2007-01-11 | 2009-07-08 | 北京交通大学 | 基于自适应哈什和格型矢量量化的分布式视频编码方法 |
JP4947364B2 (ja) * | 2007-06-22 | 2012-06-06 | ソニー株式会社 | 情報処理システムおよび方法、情報処理装置および方法、並びにプログラム |
US7535387B1 (en) * | 2007-09-10 | 2009-05-19 | Xilinx, Inc. | Methods and systems for implementing context adaptive binary arithmetic coding |
US8782379B2 (en) * | 2007-09-27 | 2014-07-15 | Qualcomm Incorporated | H.264 video decoder CABAC core optimization techniques |
US7999870B2 (en) | 2008-02-01 | 2011-08-16 | Omnivision Technologies, Inc. | Sampling and readout of an image sensor having a sparse color filter array pattern |
EP2237557A1 (en) | 2009-04-03 | 2010-10-06 | Panasonic Corporation | Coding for filter coefficients |
CN102804779A (zh) | 2009-06-09 | 2012-11-28 | 索尼公司 | 图像处理装置和方法 |
JPWO2011016251A1 (ja) | 2009-08-06 | 2013-01-10 | パナソニック株式会社 | 符号化方法、復号方法、符号化装置及び復号装置 |
CN101771879B (zh) * | 2010-01-28 | 2011-08-17 | 清华大学 | 基于cabac的并行归一化编码实现电路及编码方法 |
US9973768B2 (en) * | 2010-03-16 | 2018-05-15 | Texas Instruments Incorporated | CABAC decoder with decoupled arithmetic decoding and inverse binarization |
WO2011126277A2 (en) | 2010-04-05 | 2011-10-13 | Samsung Electronics Co., Ltd. | Low complexity entropy-encoding/decoding method and apparatus |
HUE037656T2 (hu) | 2010-04-13 | 2018-09-28 | Fraunhofer Ges Forschung | Valószínûség intervallum partícionáló kódoló és dekódoló |
ITVI20100175A1 (it) * | 2010-06-21 | 2011-12-22 | St Microelectronics Pvt Ltd | Sistema per la codifica entropica di video h.264 per applicazioni hdtv in tempo reale |
US9591320B2 (en) * | 2010-07-15 | 2017-03-07 | Texas Instruments Incorporated | Context and bypass encoding video |
JP2012023613A (ja) | 2010-07-15 | 2012-02-02 | Mitsubishi Electric Corp | 動画像符号化装置、動画像復号装置、動画像符号化方法及び動画像復号方法 |
US8520740B2 (en) | 2010-09-02 | 2013-08-27 | International Business Machines Corporation | Arithmetic decoding acceleration |
US9055305B2 (en) | 2011-01-09 | 2015-06-09 | Mediatek Inc. | Apparatus and method of sample adaptive offset for video coding |
CN102231830B (zh) * | 2010-11-23 | 2013-04-17 | 浙江大学 | 用于上下文算术编解码的运算单元 |
US9042440B2 (en) | 2010-12-03 | 2015-05-26 | Qualcomm Incorporated | Coding the position of a last significant coefficient within a video block based on a scanning order for the block in video coding |
US20120163448A1 (en) * | 2010-12-22 | 2012-06-28 | Qualcomm Incorporated | Coding the position of a last significant coefficient of a video block in video coding |
US10244239B2 (en) | 2010-12-28 | 2019-03-26 | Dolby Laboratories Licensing Corporation | Parameter set for picture segmentation |
EP2661893B1 (en) | 2011-01-04 | 2020-11-25 | BlackBerry Limited | Coding of residual data in predictive compression |
US8768080B2 (en) | 2011-01-04 | 2014-07-01 | Blackberry Limited | Coding of residual data in predictive compression |
US9161041B2 (en) | 2011-01-09 | 2015-10-13 | Mediatek Inc. | Apparatus and method of efficient sample adaptive offset |
US20120294353A1 (en) | 2011-05-16 | 2012-11-22 | Mediatek Inc. | Apparatus and Method of Sample Adaptive Offset for Luma and Chroma Components |
US10123053B2 (en) | 2011-05-23 | 2018-11-06 | Texas Instruments Incorporated | Acceleration of bypass binary symbol processing in video coding |
US9112526B2 (en) | 2011-06-15 | 2015-08-18 | Sony Corporation | Binarization of DQP using separate absolute value and sign (SAVS) in CABAC |
CN107517384B (zh) | 2011-06-16 | 2020-06-30 | Ge视频压缩有限责任公司 | 解码器、编码器、解码方法、编码方法以及存储介质 |
US8837582B2 (en) | 2011-06-22 | 2014-09-16 | Blackberry Limited | Compressing image data |
CN102186087B (zh) * | 2011-06-24 | 2013-06-12 | 哈尔滨工业大学 | 用于二进制算术编码可并行的非零系数上下文建模方法 |
US20130083856A1 (en) | 2011-06-29 | 2013-04-04 | Qualcomm Incorporated | Contexts for coefficient level coding in video compression |
WO2013003819A1 (en) | 2011-06-30 | 2013-01-03 | Huawei Technologies Co., Ltd. | Encoding of prediction residuals for lossless video coding |
EP2705667B1 (en) | 2011-06-30 | 2016-09-21 | Huawei Technologies Co., Ltd. | Lossless coding and associated signaling methods for compound video |
US9807426B2 (en) | 2011-07-01 | 2017-10-31 | Qualcomm Incorporated | Applying non-square transforms to video data |
US9392301B2 (en) | 2011-07-01 | 2016-07-12 | Qualcomm Incorporated | Context adaptive entropy coding for non-square blocks in video coding |
US10536701B2 (en) | 2011-07-01 | 2020-01-14 | Qualcomm Incorporated | Video coding using adaptive motion vector resolution |
US9516349B2 (en) | 2011-07-12 | 2016-12-06 | Futurewei Technologies, Inc. | Pixel-based intra prediction for coding in HEVC |
BR112013003521B1 (pt) * | 2011-07-18 | 2022-03-03 | Sun Patent Trust | Método de codificação de imagem, método de decodificação de imagem, aparelho de codificação de imagem, aparelho de decodificação de imagem e aparelho de codificação e decodificação de imagem |
CN103597834B (zh) | 2011-08-04 | 2016-12-21 | 寰发股份有限公司 | 基于上下文自适应二进制算术编码的方法及装置 |
JP6130839B2 (ja) | 2011-10-06 | 2017-05-17 | フラウンホーファー−ゲゼルシャフト・ツール・フェルデルング・デル・アンゲヴァンテン・フォルシュング・アインゲトラーゲネル・フェライン | エントロピー符号化 |
US9871537B2 (en) | 2011-10-27 | 2018-01-16 | Qualcomm Incorporated | Mapping states in binary arithmetic coder for video coding |
US20130114691A1 (en) | 2011-11-03 | 2013-05-09 | Qualcomm Incorporated | Adaptive initialization for context adaptive entropy coding |
US10051289B2 (en) * | 2011-11-04 | 2018-08-14 | Qualcomm Incorporated | Adaptive center band offset filter for video coding |
US9253508B2 (en) | 2011-11-04 | 2016-02-02 | Futurewei Technologies, Inc. | Differential pulse code modulation intra prediction for high efficiency video coding |
US9088796B2 (en) | 2011-11-07 | 2015-07-21 | Sharp Kabushiki Kaisha | Video decoder with enhanced CABAC decoding |
CN107197284B (zh) * | 2011-11-07 | 2020-03-27 | 太阳专利托管公司 | 图像编码解码装置 |
LT3849198T (lt) * | 2011-11-07 | 2023-01-25 | Tagivan Ii Llc | Vaizdo dekodavimo būdas ir vaizdo dekodavimo įrenginys |
US20130114686A1 (en) | 2011-11-08 | 2013-05-09 | Sharp Laboratories Of America, Inc. | Video decoder with enhanced cabac motion vector decoding |
US9277194B2 (en) | 2011-11-08 | 2016-03-01 | Texas Instruments Incorporated | Method and apparatus for image and video coding using hierarchical sample adaptive band offset |
US9154792B2 (en) | 2011-11-08 | 2015-10-06 | Qualcomm Incorporated | Progressive coding of position of last significant coefficient |
US9344722B2 (en) | 2011-11-18 | 2016-05-17 | Futurewei Technologies, Inc. | Scanning of prediction residuals in high efficiency video coding |
US9503717B2 (en) | 2012-01-09 | 2016-11-22 | Texas Instruments Incorporated | Context adaptive binary arithmetic coding (CABAC) with scalable throughput and coding efficiency |
US8581753B2 (en) | 2012-01-19 | 2013-11-12 | Sharp Laboratories Of America, Inc. | Lossless coding technique for CABAC in HEVC |
US9654139B2 (en) | 2012-01-19 | 2017-05-16 | Huawei Technologies Co., Ltd. | High throughput binarization (HTB) method for CABAC in HEVC |
US9380302B2 (en) * | 2012-02-27 | 2016-06-28 | Texas Instruments Incorporated | Sample adaptive offset (SAO) parameter signaling |
US9584802B2 (en) * | 2012-04-13 | 2017-02-28 | Texas Instruments Incorporated | Reducing context coded and bypass coded bins to improve context adaptive binary arithmetic coding (CABAC) throughput |
WO2013155899A1 (en) | 2012-04-16 | 2013-10-24 | Mediatek Inc. | Method and apparatus for sample adaptive offset coding with separate sign and magnitude |
US9031137B2 (en) | 2012-05-03 | 2015-05-12 | Texas Instruments Incorporated | Signaling signed band offset values for sample adaptive offset (SAO) filtering in video coding |
PL2858354T3 (pl) * | 2012-05-25 | 2023-05-02 | Sun Patent Trust | Sposób kodowania obrazów wideo, sposób dekodowania obrazów wideo, urządzenie do kodowania obrazów wideo, urządzenie do dekodowania obrazów wideo oraz urządzenie do kodowania-dekodowania obrazów wideo |
WO2013175736A1 (ja) * | 2012-05-25 | 2013-11-28 | パナソニック株式会社 | 動画像符号化方法、動画像符号化装置、動画像復号方法、動画像復号装置、および、動画像符号化復号装置 |
EP3139616A1 (en) * | 2012-05-29 | 2017-03-08 | HFI Innovation Inc. | Method and apparatus for coding of sample adaptive offset information |
RU2623798C2 (ru) * | 2012-06-04 | 2017-06-29 | Сан Пэтент Траст | Способ кодирования движущихся графических изображений, устройство кодирования движущихся графических изображений, способ декодирования движущихся графических изображений и устройство декодирования движущихся графических изображений |
US9386307B2 (en) * | 2012-06-14 | 2016-07-05 | Qualcomm Incorporated | Grouping of bypass-coded bins for SAO syntax elements |
PT3917148T (pt) | 2012-07-02 | 2023-12-05 | Sony Group Corp | Aperfeiçoamentos de desacplamento no desvio adaptável de amostras (sao) para codificador de vídeo de alta eficiência (hevc) |
CN108055544B (zh) | 2012-07-16 | 2020-09-08 | 三星电子株式会社 | Sao编码方法和设备以及sao解码方法和设备 |
-
2013
- 2013-05-17 RU RU2013157568A patent/RU2623798C2/ru active
- 2013-05-17 CN CN201380001846.0A patent/CN103650498B/zh active Active
- 2013-05-17 MX MX2013014753A patent/MX340432B/es active IP Right Grant
- 2013-05-17 PL PL13800607.7T patent/PL2858357T3/pl unknown
- 2013-05-17 CN CN201711361848.7A patent/CN107820092B/zh active Active
- 2013-05-17 BR BR112013032418-0A patent/BR112013032418B1/pt active IP Right Grant
- 2013-05-17 EP EP22151589.3A patent/EP4020990A1/en active Pending
- 2013-05-17 JP JP2013551818A patent/JP6288423B2/ja active Active
- 2013-05-17 WO PCT/JP2013/003141 patent/WO2013183232A1/ja active Application Filing
- 2013-05-17 AU AU2013273044A patent/AU2013273044B2/en active Active
- 2013-05-17 EP EP13800607.7A patent/EP2858357B1/en active Active
- 2013-05-17 CA CA2840064A patent/CA2840064C/en active Active
- 2013-05-17 ES ES13800607T patent/ES2923648T3/es active Active
- 2013-05-17 KR KR1020137034284A patent/KR102060617B1/ko active IP Right Grant
- 2013-05-17 SG SG10201608534XA patent/SG10201608534XA/en unknown
- 2013-05-17 BR BR122023000800-6A patent/BR122023000800B1/pt active IP Right Grant
- 2013-05-24 US US13/902,292 patent/US9414057B2/en active Active
- 2013-05-27 TW TW102118624A patent/TWI554947B/zh active
- 2013-05-28 AR ARP130101858A patent/AR091182A1/es active IP Right Grant
-
2016
- 2016-06-01 US US15/170,068 patent/US9860541B2/en active Active
-
2017
- 2017-11-28 US US15/824,116 patent/US10356429B2/en active Active
-
2019
- 2019-06-03 US US16/429,340 patent/US10652557B2/en active Active
Non-Patent Citations (5)
Title |
---|
BENJAMIN BROSS ET AL.: "High efficiency video coding (HEVC) text specification draft 7", JOINT COLLABORATIVE TEAM ON VIDEO CODING (JCT- VC) OF ITU-T SG16 WP3 AND ISO/IEC JTC1/SC29/ WG11 JCTVC-I1003 D1, ITU-T, 16 May 2012 (2012-05-16), pages 45, XP055140332 * |
HISAO SASAI ET AL.: "Modified MVD coding for CABAC", JOINT COLLABORATIVE TEAM ON VIDEO CODING (JCT-VC) OF ITU-T SG16 WP3 AND ISO/IEC JTC1/SC29/WG11 JCTVC-F423, ITU-T, 16 July 2011 (2011-07-16), pages 1 - 6, XP030009446 * |
JOINT COLLABORATIVE TEAM ON VIDEO CODING (JCT-VC) OF ITU-T SG16 WP3 AND ISO/IEC JTC1/SC29/WG11, 27 April 2012 (2012-04-27), Retrieved from the Internet <URL:http://phenix.it-sudparis.eu/jct/doc_end_user/documents/9_Genev a/wgll/]CTVC-10602-v4.zip> |
See also references of EP2858357A4 |
VADIM SEREGIN ET AL.: "Binarisation modification for last position coding", JOINT COLLABORATIVE TEAM ON VIDEO CODING (JCT-VC) OF ITU-T SG16 WP3 AND ISO/IEC JTC1/SC29/WG11 JCTVC-F375, ITU-T, 16 July 2011 (2011-07-16), pages 1 - 3, XP030009398 * |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2019024219A (ja) * | 2012-06-28 | 2019-02-14 | キヤノン株式会社 | 符号化ビデオデータのサンプル適応オフセットデータを復号するための方法、プログラム、コンピュータ可読記憶媒体、およびビデオデコーダ |
JP2020010393A (ja) * | 2012-06-28 | 2020-01-16 | キヤノン株式会社 | 符号化ビデオデータのサンプル適応オフセットデータを復号するための方法、プログラム、コンピュータ可読記憶媒体、およびビデオデコーダ |
JP2021040332A (ja) * | 2012-06-28 | 2021-03-11 | キヤノン株式会社 | ビデオデータのサンプル適応オフセットデータを復号するための方法、プログラム、コンピュータ可読記憶媒体、およびビデオデコーダ |
JP6992147B2 (ja) | 2012-06-28 | 2022-01-13 | キヤノン株式会社 | ビデオデータのサンプル適応オフセットデータを復号するための方法 |
US11381823B2 (en) | 2012-06-28 | 2022-07-05 | Canon Kabushiki Kaisha | Method, apparatus and system for encoding and decoding a sample adaptive offset data of encoded video data |
US11431979B2 (en) | 2012-06-28 | 2022-08-30 | Canon Kabushiki Kaisha | Method, apparatus and system for encoding and decoding a sample adaptive offset data of encoded video data |
US11431981B2 (en) | 2012-06-28 | 2022-08-30 | Canon Kabushiki Kaisha | Method, apparatus and system for encoding and decoding a sample adaptive offset data of encoded video data |
US11431980B2 (en) | 2012-06-28 | 2022-08-30 | Canon Kabushiki Kaisha | Method, apparatus and system for encoding and decoding a sample adaptive offset data of encoded video data |
US10623017B2 (en) | 2016-05-13 | 2020-04-14 | Nec Corporation | Arithmetic coding device, arithmetic coding method, and arithmetic coding circuit |
Also Published As
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6238215B2 (ja) | 復号方法および復号装置 | |
JP6604561B2 (ja) | 画像符号化方法および画像符号化装置 | |
JP6288423B2 (ja) | 動画像符号化方法、動画像符号化装置、動画像復号方法、および、動画像復号装置 | |
JP6384690B2 (ja) | 画像符号化方法、画像符号化装置、画像復号方法及び画像復号装置 | |
JP6799122B2 (ja) | 画像符号化方法、画像復号方法および画像復号装置 | |
JP5422773B2 (ja) | 画像復号方法及び画像復号装置 | |
JP5937020B2 (ja) | 動画像符号化方法、動画像復号方法、動画像符号化装置、動画像復号装置、及び動画像符号化復号装置 | |
EP2869564A1 (en) | Image decoding method, image encoding method, image decoding device, image encoding device, and image encoding and decoding device | |
JP2018121358A (ja) | 符号化方法および符号化装置 | |
WO2013175736A1 (ja) | 動画像符号化方法、動画像符号化装置、動画像復号方法、動画像復号装置、および、動画像符号化復号装置 | |
WO2014024491A1 (ja) | 画像復号方法、画像符号化方法、画像復号装置、画像符号化装置および画像符号化復号装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
ENP | Entry into the national phase |
Ref document number: 2013551818 Country of ref document: JP Kind code of ref document: A |
|
WWE | Wipo information: entry into national phase |
Ref document number: MX/A/2013/014753 Country of ref document: MX |
|
ENP | Entry into the national phase |
Ref document number: 2840064 Country of ref document: CA |
|
ENP | Entry into the national phase |
Ref document number: 20137034284 Country of ref document: KR Kind code of ref document: A |
|
REG | Reference to national code |
Ref country code: BR Ref legal event code: B01A Ref document number: 112013032418 Country of ref document: BR |
|
ENP | Entry into the national phase |
Ref document number: 2013273044 Country of ref document: AU Date of ref document: 20130517 Kind code of ref document: A |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 13800607 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
ENP | Entry into the national phase |
Ref document number: 2013157568 Country of ref document: RU Kind code of ref document: A |
|
ENP | Entry into the national phase |
Ref document number: 112013032418 Country of ref document: BR Kind code of ref document: A2 Effective date: 20131217 |