WO2013139132A1 - Array substrate and display device - Google Patents

Array substrate and display device Download PDF

Info

Publication number
WO2013139132A1
WO2013139132A1 PCT/CN2012/084343 CN2012084343W WO2013139132A1 WO 2013139132 A1 WO2013139132 A1 WO 2013139132A1 CN 2012084343 W CN2012084343 W CN 2012084343W WO 2013139132 A1 WO2013139132 A1 WO 2013139132A1
Authority
WO
WIPO (PCT)
Prior art keywords
strip
transparent conductive
conductive layer
array substrate
grooves
Prior art date
Application number
PCT/CN2012/084343
Other languages
French (fr)
Chinese (zh)
Inventor
胡祖权
邵贤杰
王国磊
马睿
胡明
Original Assignee
京东方科技集团股份有限公司
合肥京东方光电科技有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 京东方科技集团股份有限公司, 合肥京东方光电科技有限公司 filed Critical 京东方科技集团股份有限公司
Publication of WO2013139132A1 publication Critical patent/WO2013139132A1/en

Links

Classifications

    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333Constructional arrangements; Manufacturing methods
    • G02F1/1337Surface-induced orientation of the liquid crystal molecules, e.g. by alignment layers
    • G02F1/133707Structures for producing distorted electric fields, e.g. bumps, protrusions, recesses, slits in pixel electrodes
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333Constructional arrangements; Manufacturing methods
    • G02F1/1343Electrodes
    • G02F1/134309Electrodes characterised by their geometrical arrangement
    • G02F1/134363Electrodes characterised by their geometrical arrangement for applying an electric field parallel to the substrate, i.e. in-plane switching [IPS]

Definitions

  • Embodiments of the present invention relate to an array substrate and a display device. Background technique
  • Liquid crystal displays are now widely used in various fields, such as electronic products used in homes, public places, office places, and personal electronic related products.
  • the liquid crystal display based on Advanced Super Dimension Switch (ADS) has high resolution, high transmittance, low power consumption, wide viewing angle, high aperture ratio, low chromatic aberration, and no squeeze water ripple. Push Mura) and other advantages, so more and more applications.
  • the ADS type liquid crystal display device forms a multi-dimensional electric field by the electric field generated by the edge of the slit electrode in the same plane and the electric field generated between the slit electrode layer and the plate electrode layer, so that all the liquid crystals in the liquid crystal cell and the liquid crystal are directly above the electrode.
  • the molecules are capable of rotating, thereby improving the liquid crystal working efficiency and increasing the light transmission efficiency, and greatly improving the picture quality of the thin film transistor liquid crystal display (TFT-LCD) product.
  • TFT-LCD thin film transistor liquid crystal display
  • the array substrate includes: a lower substrate 101, a gate line 102, a common electrode line 103 formed simultaneously with the gate line, a common electrode 104, and a data line 105, a thin film transistor (TFT) 106, a pixel electrode 107 in contact with the thin film transistor 106, and the like.
  • the pixel electrode 107 has a skew groove 108 (corresponding to a slit) having a certain inclination angle.
  • the pixel electrode 107 (corresponding to the slit electrode) having the chute 108 overlaps with the opposing common electrode 104 (corresponding to the plate electrode) to generate a multi-dimensional electric field.
  • the multi-dimensional electric field drives the liquid crystal molecules located on the pixel electrode and between the pixel electrodes (the chute region) to rotate, thereby realizing the adjustment of the gray scale.
  • the prior art ADS liquid crystal display mainly has the following disadvantages: since the distance between the pixel electrode and the common electrode is much smaller than the thickness of the liquid crystal cell (ie, the distance between the upper and lower substrates), the multi-dimensional generated by the overlapping of the pixel electrode and the common electrode The electric field has a distinct vertical component, especially in the chute area. The vertical component of these multi-dimensional electric fields causes the liquid crystal display arrangement of the liquid crystal display to be very different in the positive frame and the negative frame.
  • 2 is a schematic view showing a distribution of liquid crystal molecules and an electric field when a display screen of a liquid crystal display in the prior art is a positive frame
  • FIG. 3 is a display diagram of a liquid crystal display in the prior art.
  • the surface is a schematic diagram of the distribution of liquid crystal molecules and electric fields in a negative frame.
  • 109 is the insulating layer
  • LM is the liquid crystal molecule
  • the TO area is the liquid crystal molecule that is approximately perpendicular to the pixel electrode.
  • the vertical component of the multi-dimensional electric field causes the long axis of the liquid crystal molecules in the chute region to be approximately perpendicular to the pixel electrode distribution
  • the liquid crystal molecules in the chute region in the positive frame and the negative frame are The deflection angle under the action of the electric field is different, which causes the brightness of the display picture to be different between the positive frame and the negative frame, resulting in a deterioration of the display picture quality.
  • An embodiment of the present invention provides an array substrate including a substrate, and a first transparent conductive layer, an insulating layer, and a second transparent conductive layer sequentially formed on the substrate, wherein the second transparent conductive layer has a plurality of a second strip-shaped groove, the first transparent conductive layer has a first strip-shaped groove opposite to the plurality of second strip-shaped grooves, and the width of the first strip-shaped groove is smaller than the second strip-shaped groove The width.
  • Another embodiment of the present invention provides a display device comprising an array substrate according to any of the embodiments of the present invention.
  • FIG. 1 is a schematic structural view of an array substrate of an ADS type liquid crystal display in the prior art
  • FIG. 2 is a schematic view showing a distribution of liquid crystal molecules and an electric field when a display screen of an ADS type liquid crystal display in a prior art is a positive frame;
  • FIG. 3 is a schematic view showing a distribution of liquid crystal molecules and an electric field when a display screen of an ADS type liquid crystal display in the prior art is a negative frame;
  • FIG. 4 is a schematic cross-sectional structural view of an array substrate according to a first embodiment of the present invention.
  • FIG. 5 is a schematic structural view of an array substrate according to a first embodiment of the present invention.
  • FIG. 6 is a schematic view showing a distribution of liquid crystal molecules and an electric field when a display screen of a display substrate having an array substrate according to an embodiment of the present invention is a positive frame;
  • FIG. 7 is a schematic view showing a distribution of liquid crystal molecules and an electric field when a display screen of a display device having an array substrate according to an embodiment of the present invention is a negative frame; 8 is a schematic structural view of an array substrate according to a second embodiment of the present invention;
  • FIG. 9 is a schematic structural view of an array substrate according to a third embodiment of the present invention.
  • FIG. 10 is a schematic structural view of an array substrate according to a fourth embodiment of the present invention. detailed description
  • FIG. 4 and FIG. 5 are schematic diagrams showing the structure of an array substrate according to a first embodiment of the present invention.
  • the array substrate includes: a substrate 401, and a first transparent conductive layer 402, an insulating layer 403, and a layer sequentially formed on the substrate 401.
  • the second transparent conductive layer 404 has a plurality of second strip-shaped grooves 4041
  • the first transparent conductive layer 402 has a first strip-shaped groove 4021 opposite to the plurality of second strip-shaped grooves 4041
  • the first strip-shaped groove 4021 The width is smaller than the width of the second strip groove 4041.
  • the first transparent conductive layer 402 may be a pixel electrode, and at this time, the second transparent conductive layer 404 is a common electrode.
  • the first transparent conductive layer 402 may be a common electrode, and in this case, the second transparent conductive layer 404 is a pixel electrode.
  • the positions of the pixel electrode and the common electrode may be interchanged, and the pixel electrode may be disposed above the common electrode or may be disposed under the common electrode.
  • the width of the strip groove on the transparent conductive layer located at the lower position is smaller than that on the transparent conductive layer located above.
  • the width of the strip groove, that is, the width of the first strip groove 4021 on the first transparent conductive layer 402 is smaller than the width of the second strip groove 4041 on the second transparent conductive layer 404.
  • FIG. 6 and 7 are schematic views showing the distribution of liquid crystal molecules and electric fields when the display screen of the display device having the array substrate of the embodiment of the present invention is a positive frame and a negative frame, respectively.
  • the following description is made by taking the case where the first transparent conductive layer 402 in FIG. 6 and FIG. 7 is a common electrode and the second transparent conductive layer 404 is a pixel electrode.
  • the potential of the pixel electrode 404 is high.
  • the electric field line is emitted from the pixel electrode 404 having a high potential, and is terminated at the common electrode 402 having a low potential. Due to the presence of the first strip-shaped groove 4021 on the common electrode 402, the terminating electric field lines are distributed approximately horizontally to the common electrodes 402 on both sides in the middle portion of the second strip-shaped groove 4041.
  • the potential of the pixel electrode 404 is lower than the potential of the common electrode 402, so the electric field line is emitted from the common electrode 402 having a high potential, and ends at the pixel electrode 404 having a low potential.
  • the multi-dimensional electric field is bent approximately horizontally toward both sides of the second strip-shaped groove 4041, thereby greatly reducing the vertical component of the multi-dimensional electric field.
  • the arrangement of the liquid crystal molecules is approximately parallel to the pixel electrode 404, and the arrangement is also the same, and does not appear similar to FIG. 2 and FIG.
  • the first strip-shaped groove 4021 on the first transparent conductive layer 402 is a set of parallel-arranged strip-shaped grooves arranged at equal intervals.
  • the second strip-shaped groove 4041 on the second transparent conductive layer 404 is also a set of parallel-arranged strip-shaped grooves; and the oppositely disposed first strip-shaped grooves 4021 and the second strip-shaped grooves 4041 are arranged in parallel.
  • the array substrate shown in FIG. 4 and FIG. 5 is only one embodiment of the array substrate of the embodiment of the present invention.
  • the array substrate according to the embodiment of the present invention may have other embodiments, which will be exemplified below.
  • FIG. 8 is a schematic structural view of an array substrate according to a second embodiment of the present invention.
  • the array substrate in this embodiment differs from the array substrate in FIG. 5 in that: the first transparent conductive layer 402 has two sets of first strip-shaped grooves 4021 arranged in parallel at equal intervals.
  • the second transparent conductive layer 404 also has two sets of second strip-shaped grooves 4041 arranged in parallel at equal intervals.
  • the first transparent conductive layer 402 may further have more than two sets of a plurality of first strip-shaped grooves 4021 arranged in parallel at equal intervals.
  • the second transparent conductive layer 404 may have more than two sets of second strip-shaped grooves 4041 arranged in parallel at equal intervals.
  • FIG. 9 is a schematic structural view of an array substrate according to a third embodiment of the present invention.
  • the array substrate in this embodiment is different from the array substrate in FIG. 8 in that: a first strip groove 4021 and a second strip groove 4041 It is a chute having a preset inclination angle; moreover, the inclination angles of the first strip groove 4021 and the second strip groove 4041 which are oppositely disposed are the same.
  • the tilt angle described in this specification it may be an angle between the strip groove and one side of the pixel electrode or the common electrode.
  • the electrode 402 or 404 has a rectangular shape which may be an angle between the strip groove and the horizontal side of the rectangle.
  • the magnitude of the inclination can be arbitrarily set as needed.
  • the first transparent conductive layer 402 may have only a plurality of first strip slots 4021 having a predetermined inclination angle arranged in parallel, or have more groups (more than two).
  • a plurality of first strip-shaped grooves 4021 having a predetermined inclination angle are arranged in parallel at equal intervals.
  • the inclination angles of the first strip grooves 4021 in different groups may be the same or different.
  • the second transparent conductive layer 404 may also have a plurality of second strip grooves 4041 having a predetermined inclination angle arranged in parallel at equal intervals, or an equal interval parallel arrangement having more groups (more than two groups).
  • the inclination angles of the second strip grooves 4041 in different groups may be the same or different. It should be noted that the inclination angles of the first strip groove 4021 and the second strip groove 4041 which are oppositely disposed are kept consistent.
  • the position and width of the first strip groove 4021 and the second strip groove 4041 are set to affect the magnitude of the vertical component, which will be described in detail below.
  • the center of the second strip-shaped groove 4041 is aligned with the center of the correspondingly disposed first strip-shaped groove 4021 in the vertical direction (the direction perpendicular to the substrate).
  • the width of the first strip-shaped groove 4021 is less than one-half of the width of the second strip-shaped groove 4041 and greater than one-third of the width of the second strip-shaped groove 4041.
  • the width of the first strip-shaped groove 4021 is too small, such as less than one-third of the second strip-shaped groove 4041, the multi-dimensional electric field in the vicinity of the second strip-shaped groove 4041 still has a large vertical component, and the liquid crystal in the horizontal direction The driving effect is not improved significantly.
  • the width of the first strip-shaped groove 4021 is too wide, such as greater than one-half of the second strip-shaped groove 4041, since the portion of the first transparent conductive layer 402 extending beyond the second transparent conductive layer 404 is too short, The facing area of the first transparent conductive layer 402 and the second strip-shaped groove 4041 becomes smaller. At this time, the horizontal component of the multi-dimensional electric field in the middle portion of the second strip-shaped groove 4041 becomes weaker, which is driven in the horizontal direction of the liquid crystal. Adverse.
  • the width of the first strip-shaped groove 4021 can be obtained by electrical simulation calculation, and the width is set such that the horizontal electric field near the center of the second strip-shaped groove 4041 is not weak, and the multi-dimensionality can be significantly reduced.
  • the vertical component of the electric field is set such that the horizontal electric field near the center of the second strip-shaped groove 4041 is not weak, and the multi-dimensionality can be significantly reduced.
  • the array substrate includes: a substrate 401, a gate line 405, a data line 406 perpendicular to the gate line, a thin film transistor (TFT) 407, and a gate line.
  • 405 is formed at the same time as the common electrode line 408, the common electrode 402, and the pixel electrode 404.
  • the pixel electrode 404 has two sets of second strip-shaped grooves 4041 arranged in parallel at equal intervals, and the common electrode 402 has a plurality of first strip-shaped grooves 4021 arranged at equal intervals parallel to the second strip-shaped grooves 4041.
  • the pixel electrode is located above the common electrode as an example.
  • the first embodiment of the present invention is provided on the transparent conductive layer located below.
  • the solution of the one-slot slot is applicable to the array substrate with the pixel electrode on the bottom and the common electrode on the bottom, or the array substrate on the lower and the common electrode of the pixel electrode, which can also eliminate the existing display device in the positive frame and the negative frame. The problem that the brightness of the screen is different is displayed.
  • the embodiment of the invention further provides a display device comprising the array substrate described in any of the above embodiments.
  • the display device provided by the embodiment of the invention includes a liquid crystal display device and other types of display devices.
  • the liquid crystal display device may be a liquid crystal panel, a liquid crystal television, a mobile phone, a liquid crystal display or the like, and includes a color filter substrate, and the array substrate in any of the above embodiments.
  • the vertical component of the multi-dimensional electric field is reduced, and the defects of the display screen brightness in the positive frame and the negative frame in the conventional display device are eliminated, and the quality of the display screen is improved.
  • An array substrate comprising a substrate, and a first transparent conductive layer, an insulating layer, and a second transparent conductive layer sequentially formed on the substrate, wherein the second transparent conductive layer has a plurality of second strips a groove, the first transparent conductive layer has a first strip-shaped groove opposite to the plurality of second strip-shaped grooves, and a width of the first strip-shaped groove is smaller than a width of the second strip-shaped groove.
  • the first transparent conductive layer has at least one set of a plurality of first strip-shaped grooves arranged in parallel at equal intervals
  • the second The transparent conductive layer has at least one plurality of second strip-shaped grooves arranged in parallel at equal intervals.
  • the array substrate according to any one of (1) to (5), wherein the first transparent conductive layer has a plurality of sets of a plurality of first strip-shaped grooves arranged in parallel at equal intervals, in different groups The first strip-shaped grooves have different inclination angles; the second transparent conductive layer has a plurality of sets of second strip-shaped grooves arranged in parallel at equal intervals, and the second strip-shaped grooves in different groups have different inclination angles.
  • a display device comprising the array substrate according to any one of (1) to (9).

Abstract

An array substrate and a display device. The array substrate comprises a substrate (401), a first transparent conductive layer (402), an insulating layer (403) and a second transparent conductive layer (404) formed on the substrate (401) orderly; the second transparent conductive layer (404) is provided with a plurality of second strip-shaped grooves (4041); the first transparent conductive layer (402) is provided with the first strip-shaped grooves (4021) corresponding to the plurality of second strip-shaped grooves (4041); and the width of each first strip-shaped groove (4021) is smaller than the width of each second strip-shaped groove (4041).

Description

阵列基板和显示装置 技术领域  Array substrate and display device
本发明的实施例涉及一种阵列基板和显示装置。 背景技术  Embodiments of the present invention relate to an array substrate and a display device. Background technique
液晶显示器现已广泛的应用于各个领域, 如家庭、 公共场所、 办公场所 使用的电子产品以及个人电子相关产品等。 基于高级超维场转换技术 ( Advanced Super Dimension Switch, 简称 ADS ) 的液晶显示器由于具备高 分辨率、高透过率、低功耗、宽视角、高开口率、低色差、无挤压水波紋(push Mura )等优点, 因此得到越来越多的应用。 ADS型液晶显示装置通过同一平 面内狭缝电极边缘所产生的电场以及狭缝电极层与板状电极层间产生的电场 形成多维电场, 使液晶盒内狭缝电极间以及电极正上方所有取向液晶分子都 能够产生旋转, 从而提高了液晶工作效率并增大了透光效率, 大大提高薄膜 晶体管液晶显示器(TFT-LCD )产品的画面品质。  Liquid crystal displays are now widely used in various fields, such as electronic products used in homes, public places, office places, and personal electronic related products. The liquid crystal display based on Advanced Super Dimension Switch (ADS) has high resolution, high transmittance, low power consumption, wide viewing angle, high aperture ratio, low chromatic aberration, and no squeeze water ripple. Push Mura) and other advantages, so more and more applications. The ADS type liquid crystal display device forms a multi-dimensional electric field by the electric field generated by the edge of the slit electrode in the same plane and the electric field generated between the slit electrode layer and the plate electrode layer, so that all the liquid crystals in the liquid crystal cell and the liquid crystal are directly above the electrode. The molecules are capable of rotating, thereby improving the liquid crystal working efficiency and increasing the light transmission efficiency, and greatly improving the picture quality of the thin film transistor liquid crystal display (TFT-LCD) product.
图 1为现有技术中的 ADS型液晶显示器的阵列基板的一结构示意图, 该阵列基板包括: 下基板 101 ,栅线 102,与栅线同时形成的公共电极线 103 , 公共电极 104, 数据线 105, 薄膜晶体管 (TFT, Thin Film Transistor ) 106, 与薄膜晶体管 106相接触的像素电极 107等。 像素电极 107上具有一定倾角 的斜槽 108 (相当于狭缝)。具有斜槽 108的像素电极 107 (相当于狭缝电极) 与相对的公共电极 104 (相当于板状电极) 交叠产生多维电场。 该多维电场 驱动位于像素电极上以及位于像素电极间 (斜槽区域) 的液晶分子旋转, 实 现对灰阶的调节。  1 is a schematic structural view of an array substrate of an ADS type liquid crystal display in the prior art, the array substrate includes: a lower substrate 101, a gate line 102, a common electrode line 103 formed simultaneously with the gate line, a common electrode 104, and a data line 105, a thin film transistor (TFT) 106, a pixel electrode 107 in contact with the thin film transistor 106, and the like. The pixel electrode 107 has a skew groove 108 (corresponding to a slit) having a certain inclination angle. The pixel electrode 107 (corresponding to the slit electrode) having the chute 108 overlaps with the opposing common electrode 104 (corresponding to the plate electrode) to generate a multi-dimensional electric field. The multi-dimensional electric field drives the liquid crystal molecules located on the pixel electrode and between the pixel electrodes (the chute region) to rotate, thereby realizing the adjustment of the gray scale.
现有技术中的 ADS 液晶显示器主要有以下不足: 由于像素电极与公共 电极的距离远小于液晶盒的厚度(即上、 下基板间的距离) , 这使得像素电 极与公共电极交叠产生的多维电场有明显的垂直分量存在, 尤其是在斜槽区 域。 这些多维电场的垂直分量使得液晶显示器的显示画面在正帧和负帧时的 液晶分子排列很不相同。 图 2为现有技术中的液晶显示器的显示画面是正帧 时液晶分子和电场的分布示意图, 图 3为现有技术中的液晶显示器的显示画 面是负帧时液晶分子和电场的分布示意图。 109 标示的是绝缘层, LM标示 的是液晶分子, TO 区域标示的是与像素电极近似垂直的液晶分子。 从图 2 和图 3中可以看出, 多维电场的垂直分量使得斜槽区域中的液晶分子的长轴 呈近似垂直于像素电极分布, 而且在正帧和负帧时斜槽区域的液晶分子在电 场作用下的偏转角度不同, 这使得显示画面在正帧和负帧时的亮度不同, 造 成了显示画面质量的下降。 发明内容 The prior art ADS liquid crystal display mainly has the following disadvantages: since the distance between the pixel electrode and the common electrode is much smaller than the thickness of the liquid crystal cell (ie, the distance between the upper and lower substrates), the multi-dimensional generated by the overlapping of the pixel electrode and the common electrode The electric field has a distinct vertical component, especially in the chute area. The vertical component of these multi-dimensional electric fields causes the liquid crystal display arrangement of the liquid crystal display to be very different in the positive frame and the negative frame. 2 is a schematic view showing a distribution of liquid crystal molecules and an electric field when a display screen of a liquid crystal display in the prior art is a positive frame, and FIG. 3 is a display diagram of a liquid crystal display in the prior art. The surface is a schematic diagram of the distribution of liquid crystal molecules and electric fields in a negative frame. 109 is the insulating layer, LM is the liquid crystal molecule, and the TO area is the liquid crystal molecule that is approximately perpendicular to the pixel electrode. As can be seen from Fig. 2 and Fig. 3, the vertical component of the multi-dimensional electric field causes the long axis of the liquid crystal molecules in the chute region to be approximately perpendicular to the pixel electrode distribution, and the liquid crystal molecules in the chute region in the positive frame and the negative frame are The deflection angle under the action of the electric field is different, which causes the brightness of the display picture to be different between the positive frame and the negative frame, resulting in a deterioration of the display picture quality. Summary of the invention
本发明的一个实施例提供一种阵列基板, 包括基板, 以及依次形成在所 述基板上的第一透明导电层、 绝缘层和第二透明导电层, 其中所述第二透明 导电层具有多个第二条形槽, 所述第一透明导电层具有与所述多个第二条形 槽相对的第一条形槽,且所述第一条形槽的宽度小于所述第二条形槽的宽度。  An embodiment of the present invention provides an array substrate including a substrate, and a first transparent conductive layer, an insulating layer, and a second transparent conductive layer sequentially formed on the substrate, wherein the second transparent conductive layer has a plurality of a second strip-shaped groove, the first transparent conductive layer has a first strip-shaped groove opposite to the plurality of second strip-shaped grooves, and the width of the first strip-shaped groove is smaller than the second strip-shaped groove The width.
本发明的另一个实施例提供一种显示装置, 包括根据本发明任一实施例 的阵列基板。 附图说明  Another embodiment of the present invention provides a display device comprising an array substrate according to any of the embodiments of the present invention. DRAWINGS
为了更清楚地说明本发明实施例的技术方案, 下面将对实施例的附图作 简单地介绍,显而易见地,下面描述中的附图仅仅涉及本发明的一些实施例, 而非对本发明的限制。  In order to more clearly illustrate the technical solutions of the embodiments of the present invention, the drawings of the embodiments will be briefly described below. It is obvious that the drawings in the following description relate only to some embodiments of the present invention, and are not intended to limit the present invention. .
图 1为现有技术中的 ADS型液晶显示器的阵列基板的一结构示意图; 图 2为现有技术中的 ADS型液晶显示器的显示画面是正帧时液晶分子 和电场的分布示意图;  1 is a schematic structural view of an array substrate of an ADS type liquid crystal display in the prior art; FIG. 2 is a schematic view showing a distribution of liquid crystal molecules and an electric field when a display screen of an ADS type liquid crystal display in a prior art is a positive frame;
图 3为现有技术中的 ADS型液晶显示器的显示画面是负帧时液晶分子 和电场的分布示意图;  3 is a schematic view showing a distribution of liquid crystal molecules and an electric field when a display screen of an ADS type liquid crystal display in the prior art is a negative frame;
图 4为本发明的第一实施例的阵列基板的剖面结构示意图;  4 is a schematic cross-sectional structural view of an array substrate according to a first embodiment of the present invention;
图 5为本发明的第一实施例的阵列基板的结构示意图;  FIG. 5 is a schematic structural view of an array substrate according to a first embodiment of the present invention; FIG.
图 6 为具有本发明实施例的阵列基板的显示装置的显示画面是正帧时 液晶分子和电场的分布示意图;  6 is a schematic view showing a distribution of liquid crystal molecules and an electric field when a display screen of a display substrate having an array substrate according to an embodiment of the present invention is a positive frame;
图 7 为具有本发明实施例的阵列基板的显示装置的显示画面是负帧时 液晶分子和电场的分布示意图; 图 8为本发明的第二实施例的阵列基板的结构示意图; 7 is a schematic view showing a distribution of liquid crystal molecules and an electric field when a display screen of a display device having an array substrate according to an embodiment of the present invention is a negative frame; 8 is a schematic structural view of an array substrate according to a second embodiment of the present invention;
图 9为本发明的第三实施例的阵列基板的结构示意图;  9 is a schematic structural view of an array substrate according to a third embodiment of the present invention;
图 10为本发明的第四实施例的阵列基板的结构示意图。 具体实施方式  FIG. 10 is a schematic structural view of an array substrate according to a fourth embodiment of the present invention. detailed description
为使本发明实施例的目的、 技术方案和优点更加清楚, 下面将结合本发 明实施例的附图,对本发明实施例的技术方案进行清楚、 完整地描述。显然, 所描述的实施例是本发明的一部分实施例, 而不是全部的实施例。 基于所描 述的本发明的实施例, 本领域普通技术人员在无需创造性劳动的前提下所获 得的所有其他实施例, 都属于本发明保护的范围。  The technical solutions of the embodiments of the present invention are clearly and completely described in the following with reference to the accompanying drawings of the embodiments of the present invention. It is apparent that the described embodiments are part of the embodiments of the invention, rather than all of the embodiments. All other embodiments obtained by a person of ordinary skill in the art based on the described embodiments of the present invention without departing from the scope of the invention are within the scope of the invention.
图 4和图 5为本发明的第一实施例的阵列基板的结构示意图, 该阵列基 板包括: 基板 401 , 以及依次形成在所述基板 401上的第一透明导电层 402、 绝缘层 403和第二透明导电层 404。 第二透明导电层 404具有多个第二条形 槽 4041 , 第一透明导电层 402具有与所述多个第二条形槽 4041相对的第一 条形槽 4021 , 且第一条形槽 4021的宽度小于第二条形槽 4041的宽度。  4 and FIG. 5 are schematic diagrams showing the structure of an array substrate according to a first embodiment of the present invention. The array substrate includes: a substrate 401, and a first transparent conductive layer 402, an insulating layer 403, and a layer sequentially formed on the substrate 401. Two transparent conductive layers 404. The second transparent conductive layer 404 has a plurality of second strip-shaped grooves 4041 , the first transparent conductive layer 402 has a first strip-shaped groove 4021 opposite to the plurality of second strip-shaped grooves 4041 , and the first strip-shaped groove 4021 The width is smaller than the width of the second strip groove 4041.
上述实施例中, 第一透明导电层 402可以为像素电极, 此时, 第二透明 导电层 404为公共电极。  In the above embodiment, the first transparent conductive layer 402 may be a pixel electrode, and at this time, the second transparent conductive layer 404 is a common electrode.
或者,第一透明导电层 402可以为公共电极,此时,第二透明导电层 404 为像素电极。  Alternatively, the first transparent conductive layer 402 may be a common electrode, and in this case, the second transparent conductive layer 404 is a pixel electrode.
也就是说, 本实施例中的阵列基板中, 像素电极和公共电极的位置可以 互换,像素电极可以设置在公共电极的上方,也可以设置在公共电极的下方。 然而, 需要注意的是, 无论像素电极是设置在公共电极的上方, 还是设置在 公共电极的下方, 位于下方位置的透明导电层上的条形槽的宽度要小于位于 上方位置的透明导电层上的条形槽的宽度, 即第一透明导电层 402上的第一 条形槽 4021的宽度均要小于第二透明导电层 404上的第二条形槽 4041的宽 度。  That is to say, in the array substrate in this embodiment, the positions of the pixel electrode and the common electrode may be interchanged, and the pixel electrode may be disposed above the common electrode or may be disposed under the common electrode. However, it should be noted that whether the pixel electrode is disposed above the common electrode or below the common electrode, the width of the strip groove on the transparent conductive layer located at the lower position is smaller than that on the transparent conductive layer located above. The width of the strip groove, that is, the width of the first strip groove 4021 on the first transparent conductive layer 402 is smaller than the width of the second strip groove 4041 on the second transparent conductive layer 404.
图 6和图 7分别是具有本发明实施例的阵列基板的显示装置的显示画面 是正帧和负帧时液晶分子和电场的分布示意图。 下面以图 6和图 7中的第一 透明导电层 402是公共电极,第二透明导电层 404是像素电极为例进行描述。  6 and 7 are schematic views showing the distribution of liquid crystal molecules and electric fields when the display screen of the display device having the array substrate of the embodiment of the present invention is a positive frame and a negative frame, respectively. The following description is made by taking the case where the first transparent conductive layer 402 in FIG. 6 and FIG. 7 is a common electrode and the second transparent conductive layer 404 is a pixel electrode.
如图 6所示, 当显示装置的显示画面是正帧时, 像素电极 404的电位高 于公共电极 402的电位, 因此电场线由电位高的像素电极 404发出, 终止于 电位低的公共电极 402。 由于公共电极 402上的第一条形槽 4021的存在, 使 得终止的电场线在第二条形槽 4041 的中间部分分别向两侧的公共电极 402 呈近似水平分布。 可以理解的是, 当像素电极和公共电极的电压给定时, 空 间中任一点的电场的大小是给定的, 当电场的水平分量增大时, 该点的电场 垂直分量就会减小(电场是个矢量, 水平分量与垂直分量合成该点的电场), 因而上述结构能够极大地降低了多维电场的垂直分量。 As shown in FIG. 6, when the display screen of the display device is a positive frame, the potential of the pixel electrode 404 is high. At the potential of the common electrode 402, the electric field line is emitted from the pixel electrode 404 having a high potential, and is terminated at the common electrode 402 having a low potential. Due to the presence of the first strip-shaped groove 4021 on the common electrode 402, the terminating electric field lines are distributed approximately horizontally to the common electrodes 402 on both sides in the middle portion of the second strip-shaped groove 4041. It can be understood that when the voltages of the pixel electrode and the common electrode are given, the magnitude of the electric field at any point in the space is given, and when the horizontal component of the electric field is increased, the vertical component of the electric field at the point is decreased (electric field) It is a vector, the horizontal component and the vertical component are combined to form the electric field of the point), and thus the above structure can greatly reduce the vertical component of the multi-dimensional electric field.
如图 7所示, 当显示装置的显示画面是负帧时, 像素电极 404的电位低 于公共电极 402的电位, 因此电场线由电位高的公共电极 402发出, 终止于 电位低的像素电极 404。 由于公共电极 402上的第一条形槽 4021的存在, 多 维电场近似水平地弯向第二条形槽 4041的两侧,从而极大地降低了多维电场 的垂直分量。  As shown in FIG. 7, when the display screen of the display device is a negative frame, the potential of the pixel electrode 404 is lower than the potential of the common electrode 402, so the electric field line is emitted from the common electrode 402 having a high potential, and ends at the pixel electrode 404 having a low potential. . Due to the presence of the first strip-shaped groove 4021 on the common electrode 402, the multi-dimensional electric field is bent approximately horizontally toward both sides of the second strip-shaped groove 4041, thereby greatly reducing the vertical component of the multi-dimensional electric field.
同时, 如图 6和图 7所示, 不论显示装置的显示画面是正帧还是负帧, 液晶分子的排列都近似与像素电极 404平行, 而且排列也相同, 不会出现类 似于图 2和图 3中所示的 TO区域中的液晶分子的混乱排列的情况。  Meanwhile, as shown in FIG. 6 and FIG. 7, regardless of whether the display screen of the display device is a positive frame or a negative frame, the arrangement of the liquid crystal molecules is approximately parallel to the pixel electrode 404, and the arrangement is also the same, and does not appear similar to FIG. 2 and FIG. The disordered arrangement of liquid crystal molecules in the TO region shown in the middle.
上述图 5所示的阵列基板中,第一透明导电层 402上的第一条形槽 4021 是一组等间距平行排列条形槽。 同样的, 第二透明导电层 404上的第二条形 槽 4041也是一组等间距平行排列条形槽;而且,相对设置的第一条形槽 4021 和第二条形槽 4041平行排列。  In the array substrate shown in FIG. 5 above, the first strip-shaped groove 4021 on the first transparent conductive layer 402 is a set of parallel-arranged strip-shaped grooves arranged at equal intervals. Similarly, the second strip-shaped groove 4041 on the second transparent conductive layer 404 is also a set of parallel-arranged strip-shaped grooves; and the oppositely disposed first strip-shaped grooves 4021 and the second strip-shaped grooves 4041 are arranged in parallel.
图 4和图 5所示的阵列基板仅是本发明实施例的阵列基板一种实施方式, 根据本发明实施例的阵列基板还可以有其他实施方式, 下面举例进行说明。  The array substrate shown in FIG. 4 and FIG. 5 is only one embodiment of the array substrate of the embodiment of the present invention. The array substrate according to the embodiment of the present invention may have other embodiments, which will be exemplified below.
图 8为本发明的第二实施例的阵列基板的结构示意图。 本实施例中的阵 列基板与图 5中的阵列基板的区别在于: 第一透明导电层 402上具有两组等 间距平行排列的多个第一条形槽 4021。 同样的, 第二透明导电层 404上也具 有两组等间距平行排列的多个第二条形槽 4041。  FIG. 8 is a schematic structural view of an array substrate according to a second embodiment of the present invention. The array substrate in this embodiment differs from the array substrate in FIG. 5 in that: the first transparent conductive layer 402 has two sets of first strip-shaped grooves 4021 arranged in parallel at equal intervals. Similarly, the second transparent conductive layer 404 also has two sets of second strip-shaped grooves 4041 arranged in parallel at equal intervals.
当然, 本发明的其他实施例中, 第一透明导电层 402还可以具有多于两 组的等间距平行排列的多个第一条形槽 4021。 同样的, 第二透明导电层 404 也可以具有多于两组的等间距平行排列的多个第二条形槽 4041。  Of course, in other embodiments of the present invention, the first transparent conductive layer 402 may further have more than two sets of a plurality of first strip-shaped grooves 4021 arranged in parallel at equal intervals. Similarly, the second transparent conductive layer 404 may have more than two sets of second strip-shaped grooves 4041 arranged in parallel at equal intervals.
图 9为本发明的第三实施例的阵列基板的结构示意图。 本实施例中的阵 列基板与图 8中的阵列基板的区别在于:第一条形槽 4021和第二条形槽 4041 为具有预设倾角的斜槽; 而且, 相对设置的第一条形槽 4021 和第二条形槽 4041的倾角相同。 FIG. 9 is a schematic structural view of an array substrate according to a third embodiment of the present invention. The array substrate in this embodiment is different from the array substrate in FIG. 8 in that: a first strip groove 4021 and a second strip groove 4041 It is a chute having a preset inclination angle; moreover, the inclination angles of the first strip groove 4021 and the second strip groove 4041 which are oppositely disposed are the same.
对于本说明书中所述的倾角, 可以是条形槽与像素电极或公共电极的一 个边之间的夹角。 例如图 9或 10所示, 电极 402或 404具有矩形形状, 该倾 角可以为条形槽与矩形的水平边之间的夹角。 另外, 该倾角的大小可以根据 需要而任意设定。  For the tilt angle described in this specification, it may be an angle between the strip groove and one side of the pixel electrode or the common electrode. For example, as shown in Fig. 9 or 10, the electrode 402 or 404 has a rectangular shape which may be an angle between the strip groove and the horizontal side of the rectangle. Further, the magnitude of the inclination can be arbitrarily set as needed.
当然, 本发明的其他实施例中, 第一透明导电层 402还可以仅具有一组 等间距平行排列的多个具有预设倾角的第一条形槽 4021 , 或者具有更多组 (多于两组)的等间距平行排列的多个具有预设倾角的第一条形槽 4021。 此 外,不同组中的所述第一条形槽 4021的倾角可以相同,也可以不同。相应的, 第二透明导电层 404还可以仅具有一组等间距平行排列的多个具有预设倾角 的第二条形槽 4041 , 或者具有更多组(多于两组)的等间距平行排列的多个 具有预设倾角的第二条形槽 4041。 此外, 不同组中的所述第二条形槽 4041 的倾角可以相同, 也可以不同。 需要注意的是, 相对设置的第一条形槽 4021 和第二条形槽 4041的倾角要保持一致。  Of course, in other embodiments of the present invention, the first transparent conductive layer 402 may have only a plurality of first strip slots 4021 having a predetermined inclination angle arranged in parallel, or have more groups (more than two). A plurality of first strip-shaped grooves 4021 having a predetermined inclination angle are arranged in parallel at equal intervals. Further, the inclination angles of the first strip grooves 4021 in different groups may be the same or different. Correspondingly, the second transparent conductive layer 404 may also have a plurality of second strip grooves 4041 having a predetermined inclination angle arranged in parallel at equal intervals, or an equal interval parallel arrangement having more groups (more than two groups). A plurality of second strip slots 4041 having a predetermined tilt angle. Further, the inclination angles of the second strip grooves 4041 in different groups may be the same or different. It should be noted that the inclination angles of the first strip groove 4021 and the second strip groove 4041 which are oppositely disposed are kept consistent.
上述实施例中, 第一条形槽 4021和第二条形槽 4041的位置以及宽度的 设置, 会影响垂直分量的大小, 下面将详细说明。  In the above embodiment, the position and width of the first strip groove 4021 and the second strip groove 4041 are set to affect the magnitude of the vertical component, which will be described in detail below.
在位置设置上,优选的,第二条形槽 4041的中心与对应设置的第一条形 槽 4021的中心在垂直方向 (与基板垂直的方向)上对齐。  In the positional setting, preferably, the center of the second strip-shaped groove 4041 is aligned with the center of the correspondingly disposed first strip-shaped groove 4021 in the vertical direction (the direction perpendicular to the substrate).
在宽度设置上,优选的,第一条形槽 4021的宽度小于与第二条形槽 4041 的宽度的二分之一, 且大于第二条形槽 4041的宽度的三分之一。  Preferably, the width of the first strip-shaped groove 4021 is less than one-half of the width of the second strip-shaped groove 4041 and greater than one-third of the width of the second strip-shaped groove 4041.
如果第一条形槽 4021的宽度过小的话, 如小于第二条形槽 4041的三分 之一,第二条形槽 4041附近的多维电场仍有较大的垂直分量存在,水平方向 上液晶驱动效果提升不明显。 反之, 如果第一条形槽 4021的宽度过宽的话, 如大于第二条形槽 4041的二分之一,由于第一透明导电层 402伸出第二透明 导电层 404的部分太短,即第一透明导电层 402与第二条形槽 4041的正对区 域变小,此时第二条形槽 4041中间部分的多维电场水平分量会变的较弱,这 对液晶的水平方向上驱动是不利的。  If the width of the first strip-shaped groove 4021 is too small, such as less than one-third of the second strip-shaped groove 4041, the multi-dimensional electric field in the vicinity of the second strip-shaped groove 4041 still has a large vertical component, and the liquid crystal in the horizontal direction The driving effect is not improved significantly. On the other hand, if the width of the first strip-shaped groove 4021 is too wide, such as greater than one-half of the second strip-shaped groove 4041, since the portion of the first transparent conductive layer 402 extending beyond the second transparent conductive layer 404 is too short, The facing area of the first transparent conductive layer 402 and the second strip-shaped groove 4041 becomes smaller. At this time, the horizontal component of the multi-dimensional electric field in the middle portion of the second strip-shaped groove 4041 becomes weaker, which is driven in the horizontal direction of the liquid crystal. Adverse.
第一条形槽 4021的宽度可以通过电学模拟计算来得到,其宽度的设置需 要使得第二条形槽 4041的中心附近水平电场不太弱 ,又可以明显地降低多维 电场的垂直分量。 The width of the first strip-shaped groove 4021 can be obtained by electrical simulation calculation, and the width is set such that the horizontal electric field near the center of the second strip-shaped groove 4041 is not weak, and the multi-dimensionality can be significantly reduced. The vertical component of the electric field.
图 10为本发明的第四实施例的阵列基板的一结构示意图,该阵列基板包 括: 基板 401 , 栅线 405, 与栅线排列垂直的数据线 406, 薄膜晶体管(TFT ) 407 ,与栅线 405同时形成的公共电极线 408 ,公共电极 402以及像素电极 404。 像素电极 404具有两组等间距平行排列的多个第二条形槽 4041 ,公共电极 402 具有与第二条形槽 4041平行的等间距排列的多个第一条形槽 4021。  10 is a schematic structural view of an array substrate according to a fourth embodiment of the present invention. The array substrate includes: a substrate 401, a gate line 405, a data line 406 perpendicular to the gate line, a thin film transistor (TFT) 407, and a gate line. 405 is formed at the same time as the common electrode line 408, the common electrode 402, and the pixel electrode 404. The pixel electrode 404 has two sets of second strip-shaped grooves 4041 arranged in parallel at equal intervals, and the common electrode 402 has a plurality of first strip-shaped grooves 4021 arranged at equal intervals parallel to the second strip-shaped grooves 4041.
图 10所示的实施例中, 以像素电极位于公共电极的上方为例。  In the embodiment shown in Fig. 10, the pixel electrode is located above the common electrode as an example.
由于显示面板所显示的画面的正帧和负帧其实是由像素电极和公共电极 之间的电位差的符号确定的, 因而不管将本发明实施例提供的在位于下方的 透明导电层上设置第一条形槽的方案适用于像素电极在上、 公共电极在下的 阵列基板, 还是适用于像素电极在下、 公共电极在上的阵列基板, 同样都可 以消除现有显示装置在正帧和负帧时显示画面亮度不同的问题。  Since the positive frame and the negative frame of the picture displayed by the display panel are actually determined by the sign of the potential difference between the pixel electrode and the common electrode, the first embodiment of the present invention is provided on the transparent conductive layer located below. The solution of the one-slot slot is applicable to the array substrate with the pixel electrode on the bottom and the common electrode on the bottom, or the array substrate on the lower and the common electrode of the pixel electrode, which can also eliminate the existing display device in the positive frame and the negative frame. The problem that the brightness of the screen is different is displayed.
本发明实施例还提供一种显示装置, 包括上述任一实施例中所述的阵列 基板。  The embodiment of the invention further provides a display device comprising the array substrate described in any of the above embodiments.
本发明实施例提供的显示装置, 包括液晶显示装置以及其他类型的显示 装置。 其中, 液晶显示装置可以是液晶面板、 液晶电视、 手机、 液晶显示器 等, 其包括彩膜基板、 以及上述任一实施例中的阵列基板。 上述其他类型显 示装置, 比如电子纸, 其不包括彩膜基板, 但是包括上述实施例中的阵列基 板。  The display device provided by the embodiment of the invention includes a liquid crystal display device and other types of display devices. The liquid crystal display device may be a liquid crystal panel, a liquid crystal television, a mobile phone, a liquid crystal display or the like, and includes a color filter substrate, and the array substrate in any of the above embodiments. Other types of display devices described above, such as electronic paper, do not include a color filter substrate, but include the array substrate in the above embodiment.
综上所述, 本发明实施例具有以下优点:  In summary, the embodiments of the present invention have the following advantages:
减少了多维电场的垂直分量, 消除了现有的显示装置中在正帧与负帧时 显示画面亮度不同的缺陷, 提高了显示画面的质量。  The vertical component of the multi-dimensional electric field is reduced, and the defects of the display screen brightness in the positive frame and the negative frame in the conventional display device are eliminated, and the quality of the display screen is improved.
根据本发明的实施例至少可以提供以下阵列基板和显示装置:  At least the following array substrate and display device can be provided in accordance with embodiments of the present invention:
( 1 )一种阵列基板, 包括基板, 以及依次形成在所述基板上的第一透明 导电层、 绝缘层和第二透明导电层, 其中所述第二透明导电层具有多个第二 条形槽,所述第一透明导电层具有与所述多个第二条形槽相对的第一条形槽, 且所述第一条形槽的宽度小于所述第二条形槽的宽度。  (1) An array substrate comprising a substrate, and a first transparent conductive layer, an insulating layer, and a second transparent conductive layer sequentially formed on the substrate, wherein the second transparent conductive layer has a plurality of second strips a groove, the first transparent conductive layer has a first strip-shaped groove opposite to the plurality of second strip-shaped grooves, and a width of the first strip-shaped groove is smaller than a width of the second strip-shaped groove.
( 2 )如(1 )所述的阵列基板, 其中所述第一条形槽的宽度小于所述第 二条形槽的宽度的二分之一, 且大于所述第二条形槽的宽度的三分之一。  (2) The array substrate according to (1), wherein a width of the first strip-shaped groove is less than one-half of a width of the second strip-shaped groove, and is larger than a width of the second strip-shaped groove One third of the.
( 3 )如(1 )或(2 )所述的阵列基板, 其中相互对应设置的所述第一条 形槽与所述第二条形槽的中心在与所述基板垂直的方向上对齐。 (3) The array substrate according to (1) or (2), wherein the first strip is provided corresponding to each other The slots and the center of the second strip are aligned in a direction perpendicular to the substrate.
(4)如(1 )至(3)中任一项所述的阵列基板, 其中所述第一透明导电 层具有至少一组等间距平行排列的多个第一条形槽, 所述第二透明导电层具 有至少一组等间距平行排列的多个第二条形槽。  The array substrate according to any one of (1) to (3), wherein the first transparent conductive layer has at least one set of a plurality of first strip-shaped grooves arranged in parallel at equal intervals, the second The transparent conductive layer has at least one plurality of second strip-shaped grooves arranged in parallel at equal intervals.
( 5 )如( 1 )至(4 )中任一项所述的阵列基板, 其中所述第一条形槽和 所述第二条形槽为具有预设倾角的斜槽; 相对设置的所述第一条形槽和第二 条形槽的倾角相同。  The array substrate according to any one of (1) to (4), wherein the first strip groove and the second strip groove are chutes having a predetermined inclination angle; The inclination angles of the first strip groove and the second strip groove are the same.
(6)如(1 )至(5)中任一项所述的阵列基板, 其中所述第一透明导电 层具有多组等间距平行排列的多个第一条形槽, 不同组中的所述第一条形槽 的倾角不同; 所述第二透明导电层具有多组等间距平行排列的多个第二条形 槽, 不同组中的所述第二条形槽的倾角不同。  The array substrate according to any one of (1) to (5), wherein the first transparent conductive layer has a plurality of sets of a plurality of first strip-shaped grooves arranged in parallel at equal intervals, in different groups The first strip-shaped grooves have different inclination angles; the second transparent conductive layer has a plurality of sets of second strip-shaped grooves arranged in parallel at equal intervals, and the second strip-shaped grooves in different groups have different inclination angles.
(7)如(5)或(6)所述的阵列基板, 其中所述第一透明导电层和所述 第二透明导电层中的至少之一具有大致为矩形的形状, 所述倾角为所述第一 条形槽和所述第二条形槽与所述矩形的一条边之间的夹角。  (7) The array substrate according to (5) or (6), wherein at least one of the first transparent conductive layer and the second transparent conductive layer has a substantially rectangular shape, and the tilt angle is An angle between the first strip groove and the second strip groove and one side of the rectangle.
(8)如(1 )至(7)中任一项所述的阵列基板, 其中所述第一透明导电 层为像素电极, 所述第二透明导电层为公共电极。  The array substrate according to any one of (1) to (7), wherein the first transparent conductive layer is a pixel electrode, and the second transparent conductive layer is a common electrode.
(9)如(1 )至(8)中任一项所述的阵列基板, 其中所述第一透明导电 层为公共电极, 所述第二透明导电层为像素电极。  The array substrate according to any one of (1) to (8), wherein the first transparent conductive layer is a common electrode, and the second transparent conductive layer is a pixel electrode.
(10)一种显示装置, 包括如(1)至(9) 中任一项所述的阵列基板。 以上所述仅是本发明的示范性实施方式, 而非用于限制本发明的保护范 围, 本发明的保护范围由所附的权利要求确定。  (10) A display device comprising the array substrate according to any one of (1) to (9). The above is only an exemplary embodiment of the present invention, and is not intended to limit the scope of the present invention. The scope of the present invention is defined by the appended claims.

Claims

权利要求书 Claim
1. 一种阵列基板, 包括基板, 以及依次形成在所述基板上的第一透明导 电层、 绝缘层和第二透明导电层, 其中所述第二透明导电层具有多个第二条 形槽, 所述第一透明导电层具有与所述多个第二条形槽相对的第一条形槽, 且所述第一条形槽的宽度小于所述第二条形槽的宽度。 An array substrate comprising a substrate, and a first transparent conductive layer, an insulating layer and a second transparent conductive layer sequentially formed on the substrate, wherein the second transparent conductive layer has a plurality of second strip grooves The first transparent conductive layer has a first strip-shaped groove opposite to the plurality of second strip-shaped grooves, and a width of the first strip-shaped groove is smaller than a width of the second strip-shaped groove.
2. 如权利要求 1所述的阵列基板,其中所述第一条形槽的宽度小于所述 第二条形槽的宽度的二分之一, 且大于所述第二条形槽的宽度的三分之一。  2. The array substrate of claim 1, wherein a width of the first strip-shaped groove is less than one-half of a width of the second strip-shaped groove and greater than a width of the second strip-shaped groove one third.
3. 如权利要求 1或 2所述的阵列基板,其中相互对应设置的所述第一条 形槽与所述第二条形槽的中心在与所述基板垂直的方向上对齐。  The array substrate according to claim 1 or 2, wherein the centers of the first strip grooves and the second strip grooves which are disposed corresponding to each other are aligned in a direction perpendicular to the substrate.
4. 如权利要求 1至 3中任一项所述的阵列基板,其中所述第一透明导电 层具有至少一组等间距平行排列的多个第一条形槽, 所述第二透明导电层具 有至少一组等间距平行排列的多个第二条形槽。  The array substrate according to any one of claims 1 to 3, wherein the first transparent conductive layer has at least one set of a plurality of first strip-shaped grooves arranged in parallel at equal intervals, the second transparent conductive layer There are a plurality of second strip-shaped grooves arranged in parallel at equal intervals.
5. 如权利要求 1至 4中任一项所述的阵列基板,其中所述第一条形槽和 所述第二条形槽为具有预设倾角的斜槽; 相对设置的所述第一条形槽和第二 条形槽的倾角相同。  The array substrate according to any one of claims 1 to 4, wherein the first strip groove and the second strip groove are oblique grooves having a predetermined inclination angle; The strip grooves and the second strip grooves have the same inclination angle.
6. 如权利要求 1至 5中任一项所述的阵列基板,其中所述第一透明导电 层具有多组等间距平行排列的多个第一条形槽, 不同组中的所述第一条形槽 的倾角不同; 所述第二透明导电层具有多组等间距平行排列的多个第二条形 槽, 不同组中的所述第二条形槽的倾角不同。  The array substrate according to any one of claims 1 to 5, wherein the first transparent conductive layer has a plurality of sets of a plurality of first strip-shaped grooves arranged in parallel at equal intervals, the first of the different groups The inclination angle of the strip grooves is different; the second transparent conductive layer has a plurality of sets of second strip grooves arranged in parallel at equal intervals, and the second strip grooves in different groups have different inclination angles.
7. 如权利要求 5或 6所述的阵列基板,其中所述第一透明导电层和所述 第二透明导电层中的至少之一具有大致为矩形的形状, 所述倾角为所述第一 条形槽和所述第二条形槽与所述矩形的一条边之间的夹角。  The array substrate according to claim 5 or 6, wherein at least one of the first transparent conductive layer and the second transparent conductive layer has a substantially rectangular shape, and the tilt angle is the first An angle between the strip groove and the second strip groove and one side of the rectangle.
8. 如权利要求 1至 7中任一项所述的阵列基板,其中所述第一透明导电 层为像素电极, 所述第二透明导电层为公共电极。  The array substrate according to any one of claims 1 to 7, wherein the first transparent conductive layer is a pixel electrode, and the second transparent conductive layer is a common electrode.
9. 如权利要求 1至 8中任一项所述的阵列基板,其中所述第一透明导电 层为公共电极, 所述第二透明导电层为像素电极。  The array substrate according to any one of claims 1 to 8, wherein the first transparent conductive layer is a common electrode and the second transparent conductive layer is a pixel electrode.
10. 一种显示装置, 包括如权利要求 1至 9中任一项所述的阵列基板。  A display device comprising the array substrate according to any one of claims 1 to 9.
PCT/CN2012/084343 2012-03-21 2012-11-08 Array substrate and display device WO2013139132A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201210075936.1A CN102707513B (en) 2012-03-21 2012-03-21 Array substrate and display device
CN201210075936.1 2012-03-21

Publications (1)

Publication Number Publication Date
WO2013139132A1 true WO2013139132A1 (en) 2013-09-26

Family

ID=46900422

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2012/084343 WO2013139132A1 (en) 2012-03-21 2012-11-08 Array substrate and display device

Country Status (2)

Country Link
CN (1) CN102707513B (en)
WO (1) WO2013139132A1 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102707513B (en) * 2012-03-21 2014-12-24 京东方科技集团股份有限公司 Array substrate and display device
CN103926752B (en) * 2013-07-30 2017-04-19 上海中航光电子有限公司 Liquid crystal display, in-plane-switching-mode array substrate and manufacturing method of array substrate

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1359026A (en) * 2000-10-10 2002-07-17 现代显示器科技公司 Dispersion field switching mode LCD
CN101359135A (en) * 2007-08-03 2009-02-04 株式会社日立显示器 Liquid-crystal display device
CN102169259A (en) * 2010-12-28 2011-08-31 昆山龙腾光电有限公司 Thin film transistor array substrate and liquid crystal display device
CN102455558A (en) * 2010-10-26 2012-05-16 乐金显示有限公司 High light transmittance in-plane switching liquid crystal display device
CN102707513A (en) * 2012-03-21 2012-10-03 京东方科技集团股份有限公司 Array substrate and display device

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1359026A (en) * 2000-10-10 2002-07-17 现代显示器科技公司 Dispersion field switching mode LCD
CN101359135A (en) * 2007-08-03 2009-02-04 株式会社日立显示器 Liquid-crystal display device
CN102455558A (en) * 2010-10-26 2012-05-16 乐金显示有限公司 High light transmittance in-plane switching liquid crystal display device
CN102169259A (en) * 2010-12-28 2011-08-31 昆山龙腾光电有限公司 Thin film transistor array substrate and liquid crystal display device
CN102707513A (en) * 2012-03-21 2012-10-03 京东方科技集团股份有限公司 Array substrate and display device

Also Published As

Publication number Publication date
CN102707513B (en) 2014-12-24
CN102707513A (en) 2012-10-03

Similar Documents

Publication Publication Date Title
US9239503B2 (en) Array substrate and display device including pixel units with multiple display regions
US20160357073A1 (en) Pixel structure, array substrate and display device
US9430979B2 (en) Liquid crystal display panel, method for driving the same and display device
WO2012128085A1 (en) Liquid crystal display panel and liquid crystal display device
US9720284B2 (en) Liquid crystal display and method for fabricating the same and electronic apparatus
TW201805705A (en) Liquid crystal display device having switchable viewing angles and viewing angle switching method therefor
US9678393B2 (en) Liquid crystal display panel, display apparatus and method for driving the display apparatus
US9201278B2 (en) Array substrate and display device comprising a first transparent conductive layer having a plurality of protrusions corresponding to a plurality of slit structures
WO2015100903A1 (en) Array substrate, display panel and display device
WO2013071840A1 (en) Tft array substrate and display device
US9250477B2 (en) Array substrate and liquid crystal display
WO2015051663A1 (en) Array substrate and drive method therefor, and display device
US20130120679A1 (en) Liquid crystal panel and manufacturing method thereof, and liquid crystal display device
US9195100B2 (en) Array substrate, liquid crystal panel and display device with pixel electrode and common electrode whose projections are overlapped
TW200846760A (en) Liquid crystal display device
WO2013001983A1 (en) Liquid crystal display panel and liquid crystal display device
US20150261053A1 (en) Liquid crystal panel and display device
WO2015010422A1 (en) Liquid crystal display panel and display device
JP2014056233A (en) Pixel unit, array substrate and liquid crystal display
WO2014153844A1 (en) Array substrate and display device
TW201606406A (en) Display panel
JP2018529108A (en) Array substrate, display device, and method of manufacturing array substrate
CN102629058A (en) Array substrate, liquid crystal display device and orientation friction method
WO2015154369A1 (en) Array substrate, display panel and display apparatus
US20190258123A1 (en) Display panel, display apparatus and driving method thereof

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 12872172

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

32PN Ep: public notification in the ep bulletin as address of the adressee cannot be established

Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205A DATED 05/02/2015)

122 Ep: pct application non-entry in european phase

Ref document number: 12872172

Country of ref document: EP

Kind code of ref document: A1