WO2012106112A1 - A passive interface for an electronic memory device - Google Patents
A passive interface for an electronic memory device Download PDFInfo
- Publication number
- WO2012106112A1 WO2012106112A1 PCT/US2012/021642 US2012021642W WO2012106112A1 WO 2012106112 A1 WO2012106112 A1 WO 2012106112A1 US 2012021642 W US2012021642 W US 2012021642W WO 2012106112 A1 WO2012106112 A1 WO 2012106112A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- connection point
- memory device
- passive
- electronic memory
- signal
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/06—Arrangements for interconnecting storage elements electrically, e.g. by wiring
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/30—Power supply circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/06—Arrangements for interconnecting storage elements electrically, e.g. by wiring
- G11C5/066—Means for reducing external access-lines for a semiconductor memory clip, e.g. by multiplexing at least address and data signals
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/38—Transceivers, i.e. devices in which transmitter and receiver form a structural unit and in which at least one part is used for functions of transmitting and receiving
- H04B1/3827—Portable transceivers
- H04B1/385—Transceivers carried on the body, e.g. in helmets
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04R—LOUDSPEAKERS, MICROPHONES, GRAMOPHONE PICK-UPS OR LIKE ACOUSTIC ELECTROMECHANICAL TRANSDUCERS; DEAF-AID SETS; PUBLIC ADDRESS SYSTEMS
- H04R1/00—Details of transducers, loudspeakers or microphones
- H04R1/10—Earpieces; Attachments therefor ; Earphones; Monophonic headphones
- H04R1/1058—Manufacture or assembly
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04R—LOUDSPEAKERS, MICROPHONES, GRAMOPHONE PICK-UPS OR LIKE ACOUSTIC ELECTROMECHANICAL TRANSDUCERS; DEAF-AID SETS; PUBLIC ADDRESS SYSTEMS
- H04R1/00—Details of transducers, loudspeakers or microphones
- H04R1/10—Earpieces; Attachments therefor ; Earphones; Monophonic headphones
- H04R1/1091—Details not provided for in groups H04R1/1008 - H04R1/1083
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04R—LOUDSPEAKERS, MICROPHONES, GRAMOPHONE PICK-UPS OR LIKE ACOUSTIC ELECTROMECHANICAL TRANSDUCERS; DEAF-AID SETS; PUBLIC ADDRESS SYSTEMS
- H04R29/00—Monitoring arrangements; Testing arrangements
- H04R29/001—Monitoring arrangements; Testing arrangements for loudspeakers
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
Definitions
- the present disclosure relates to an interface for an electronic memory device, and more specifically, a passive interface to connect an electronic memory device to an exterior circuit.
- RAM random access memory
- ROM read only memory
- RAM is generally considered volatile, such that the stored data is lost if power to the memory device is lost or switched off.
- ROM is generally considered stable, but traditionally cannot be modified (or is difficult to modify).
- newer forms of ROM such as EPROM and EEPROM can be erased and reprogrammed multiple times.
- a memory device When a memory device is used in an electronic device, it requires electrical connections to other points in the circuitry of the electronic device or to an external circuit. Such electrical connection points, often called pins, connect an external circuit to the electronic memory device.
- An increased number of lines in an interface or external circuit connected to connection points on an electronic memory device can result in a greater variety of power levels or more data lines for the memory device.
- an increased number of electrical connections can also increase risk of electrical shorts or errors and require more cost and space.
- An interface for a memory device with a reduced number of electrical connections to an exterior circuit would be welcomed.
- An interface for an electronic memory device with a reduced number of electrical connections to an exterior circuit is provided. More specifically, a passive interface for electrically connecting a signal connection point and a power connection point on an electronic memory device to an exterior circuit with single electrical connection is provided.
- Such an interface can provide several advantages over current interfaces for electronic memory devices. For example, requiring only one line of an exterior circuit to electrically connect to a signal connection point and a power connection point can decrease the total number of electrical connections required to connect an electronic memory device to an exterior circuit or electronic device. This in turn can decrease the amount of space required for such an interface. This can allow for benefits such as greater design flexibility or, specifically, a smaller connecting cord between an electronic memory device and other parts of a circuit.
- an intrinsically safe device is designed so that the electronic equipment in it is protected in explosive atmospheres and under irregular operating conditions.
- the theory behind an intrinsically safe design is ensuring the electrical and thermal energy available in an electrical system at any given time is low enough that ignition of a hazardous atmosphere cannot occur.
- the present disclosure can contribute to an intrinsically safe system.
- Certifications for intrinsically safe systems can vary by country. For example, in the United States, Factory Mutual certification can be required. In Europe, directive 94/9/EC, also known as ATEX
- the present disclosure provides in the first instance a passive interface for an electronic memory device.
- the passive interface includes a signal connection point, a power connection point and a ground connection point on an electronic memory device.
- a first passive component forms an electrical connection between the signal connection point and the power connection point.
- a second passive component forms an electrical connection between the power connection point and the ground connection point.
- the power connection point receives a conditioned voltage signal through the electrical connection between the signal connection point and the power connection point.
- the present disclosure also provides a method of connecting an exterior circuit to an electronic memory device.
- the method includes electrically connecting a signal line of the exterior circuit to a signal connection point on the electronic memory device and electrically connecting a first passive component between the signal connection point and a power connection point on the electronic memory device.
- the method further includes electrically connecting a second passive component between the power connection point and a ground connection point on the electronic memory device and electrically connecting a ground line of the exterior circuit to the ground connection point.
- the power connection point receives a conditioned voltage signal through the electrical connection between the signal connection point and the power connection point.
- the present disclosure further provides a communications headset including a push-to-talk headset comprising a transducer, a speaker, a microphone and an electronic memory device.
- the electronic memory device is provided with a passive interface.
- the passive interface includes a signal connection point, a power connection point and a ground connection point on an electronic memory device.
- a first passive component forms an electrical connection between the signal connection point and the power connection point.
- a second passive component forms an electrical connection between the power connection point and the ground connection point.
- the power connection point receives a conditioned voltage signal through the electrical connection between the signal connection point and the power connection point.
- Fig. 1 shows an exemplary electronic memory device
- Fig. 2 shows a block diagram of a passive interface consistent with the present disclosure
- Figs. 3A - 3B show schematic drawings of passive interfaces for electrically connecting an electronic memory device to an exterior circuit
- Figs. 4A - 4B show voltage levels at a power connection point and a signal connection point as data is being read from an electronic memory device, when the electronic memory device is connected to an exterior circuit with a passive interface; and Fig. 5 shows an exemplary headset in which a passive interface for connecting an electronic memory device to an exterior circuit may be used.
- the present disclosure relates to a passive interface for electrically connecting an electronic memory device to an exterior circuit.
- the passive interface can result in decreased space requirements for an interface, greater design flexibility and, specifically, a smaller connecting cord between an electronic memory device and other parts of a circuit. Additionally, the passive interface can provide for decreased electrical lines and lower electrical energy, which can be valuable in an intrinsically safe system.
- Fig. 1 shows an exemplary electronic memory device 10, as may be used with a passive interface.
- Electronic memory device 10 can be an integrated circuit (also known as an IC, chip, or microchip). Examples of types of electronic memory devices include: RAM, ROM, EPROM, EEPROM, FLASH and any other appropriate type of electronic memory device.
- the body 12 of electronic memory device 10 can be made of semiconductor devices and electrical components, and can be manufactured in the surface of a substrate of semiconductor material.
- Pins 14 on electronic memory device 10 provide electrical connection points between electronic memory device 10 and an exterior circuit.
- An electronic memory device 10 may have any appropriate number of pins, for example: 3, 4, 8, 16, etc. Pins 14 often have designated functions including, but not limited to, power, ground, clock, control, data, data in and data out and other signals.
- a single electronic memory device 10 may have multiple power pins intended to be connected to multiple different power sources.
- An electronic memory device 10 may also have multiple data pins for serial or parallel communication. Some electronic memory devices 10 may have a single data pin for both receiving and transmitting data. Communication with an electronic memory device may be synchronous or asynchronous.
- An electronic memory device 10 can be connected to an exterior circuit in a variety of ways. In some configurations where an electronic memory device 10 is a chip, it may be soldered to a circuit board, such that each pin 14 is electrically connected to a designated pad on a circuit board. Circuit board pads typically connect to traces, which electrically connect the pins 14 to other electronic components and parts of an exterior circuit. In other configurations, an electronic memory device 10 may be part of an apparatus that is connected by a cord to a base or exterior device, such as a headset connected to a radio, computer, mobile telephone, or other device. In this instance, a cord connecting the apparatus to the base or exterior device may include wires for each of the pins 14 in the electronic memory device 10 that are intended connect to an exterior circuit in the base device. This is described in further detail with respect to Fig. 5.
- Fig. 2 shows a block diagram of a passive interface 24 for an electronic memory device 20 consistent with the present disclosure.
- electronic memory device 20 is shown to have a signal connection point 26, a power connection point 27 and a ground connection point 28.
- signal connection point 26 may be used for communication of any transient signal, for example, transmitting data, receiving data, both transmitting and receiving data, receiving a clock signal, or any other appropriate signal.
- Power connection point 28 can be configured as a direct current power connection point such that power connection point 28 is designed to be connected to a substantially stable voltage source.
- power connection point 28 may be configured to receive any appropriate voltage level such as 1.8 V, 3.3 V, 5 V, or any other voltage, including voltage levels in the range of those listed.
- Ground connection point 28 can be electrically connected to a node in an exterior circuit with a constant value of zero volts, or some other voltage, typically a lower voltage level than that electrically connected to power connection point 27.
- the traditional interface 22 required to connect an electronic memory device 20 to an exterior circuit 30 is shown.
- a separate connection to an exterior circuit 30 is required for the signal connection point 26, power connection point 27, and the ground connection point 28.
- passive interface 24 consistent with the present disclosure requires only separate electrical connections outside of passive interface 24 for signal connection point 26 and ground connection point 28 to connect electronic memory device to an exterior circuit 30.
- passive interface 24 utilizes only passive components, such as resistors, capacitors, and inductors.
- Figs. 3A - 3B show schematic drawings of a passive interface for electrically connecting an electronic memory device 20 to an exterior circuit.
- electronic memory device 20 has signal connection point 26, power connection point 27, and ground connection point 28.
- Passive interface 24 includes a first passive component and a second passive component.
- the first passive component is a resistor 23 and the second passive component is a capacitor 25.
- the first passive component, resistor 23, is electrically connected between the signal connection point 26 and the power connection point 27.
- the second passive component, capacitor 25, is electrically connected between the power connection point 27 and ground connection point 28.
- Power connection point 27 receives a conditioned voltage signal through the electrical connection between the signal connection point 26 and the power connection point 27.
- a conditioned voltage signal is generated by current flowing through the first passive component, resistor 23.
- the electronic memory device 20 is connected to an exterior circuit 30 by connecting signal connection point 26 to a signal line of the exterior circuit 30 and by connecting ground connection point 28 to a ground line of the exterior circuit 30.
- resistor 23 and capacitor 25 can be chosen using a variety of different methods.
- the electronic memory device 20 passive interface 24 can be used in a device where exterior circuit 30 requires only intermittent communication with electronic memory device 20.
- An example of such a device can include a headset, such as a push-to-talk headset, as described with respect to Fig. 5, in addition to other devices such as speaker microphones, in-ear headsets, and devices where it may be desirable to store and later read product performance information or other such characteristics.
- the signal connection point 26 remains idle between periods of communication between the electronic memory device 20 and the exterior circuit 30.
- Such an idle time may be referred to as the "dwell time.”
- capacitor 25 recharges to increase the voltage level at power connection point 27, as described in further detail with respect to Figs. 4A-4B.
- the dwell time necessary to allow the voltage level at power connection point 27 to increase to a level necessary for communication is defined as: where "T” is the dwell time, "R” is the resistance value of resistor 23 in ohms ( ⁇ ), and “C” is the capacitance value of capacitor 25 in Farads (F).
- C is preferably selected to still be large enough to hold sufficient charge to complete a desired number of transactions over the signal connection point while maintaining a voltage level equal to or greater than the minimum operating voltage required by the electronic memory device 20 for transmitting and receiving signals over signal connection point 26.
- Factors to consider when choosing a value for C include the minimum operating voltage of the electronic memory device, the current transmitted over the signal connection point 26 when communicating with the electronic memory device 20 and the frequency of a signal being transmitted over signal connection point 26.
- Capacitance value C can be a range of appropriate values, such as 0.1 ⁇ to 1.0 F, or any value in between.
- R can be selected to be as small as reasonably possible to minimize dwell time. However, other factors may be taken into account when choosing a value for R. For example, R is preferably large enough to provide isolation of the signal connection point 26 from the power connection point 27 to allow a signal being communicated over signal connection point 26 to achieve the minimum voltage out low (VOL) level required for the electronic memory device to function properly.
- VOL voltage out low
- VL logic level low voltage
- Resistance value R can be a range of appropriate values, such as in the range of 1 ⁇ to 100 kQ.
- Fig. 3B shows a configuration where passive interface 24 includes a first passive component and a second passive component.
- first passive component is an inductor 21 and second passive component is a resistor 29.
- the first passive component, inductor 21 is electrically connected between the signal connection point 26 and the power connection point 27.
- the second passive component, resistor 29, is electrically connected between the power connection point 27 and ground connection point 28.
- Power connection point 27 receives a conditioned voltage signal through the electrical connection between the signal connection point 26 and the power connection point 27.
- a conditioned voltage signal is generated by current flowing through first passive component, inductor 21.
- the electronic memory device 20 is connected to an exterior circuit 30 by connecting signal connection point 26 to a signal line of the exterior circuit 30 and by connecting ground connection point 28 to a ground line of the exterior circuit 30.
- dwell time is calculated as shown below:
- T is the dwell time
- L is the inductance of inductor 21 in henries (H)
- R is the resistance value of resistor 29 in ohms.
- values for inductor 21 and resistor 29 in Fig. 3B can be chosen to minimize dwell time required between communication periods with electronic memory device 20.
- L is preferably as low of a value as possible and R is preferably as high of a value as possible. Additional factors in choosing a value for L that should be taken into account include ensuring that the voltage difference across L is large enough to provide isolation of the signal connection point 26 from the power connection point 27 to allow a signal being communicated over signal connection point 26 to achieve the VOL level required for the electronic memory device to function properly.
- the VL of the electronic memory device specification should also be taken into account.
- Inductance value L can be a range of appropriate values, such as in the range of l mH to l H.
- factors include ensuring R is large enough to hold the voltage level at power connection point high enough to complete a desired number of transactions over the signal connection point while maintaining a voltage level equal to or greater than the minimum operating voltage required by the electronic memory device 20 for transmitting and receiving signals over signal connection point 26.
- Factors to consider when choosing a value for R include the minimum operating voltage of the electronic memory device, the current transmitted over the signal connection point 26 when communicating with the electronic memory device 20 and the frequency of a signal being transmitted over signal connection point 26.
- Resistance value R can be a range of appropriate values, such as in the range of 10 ⁇ to 1 kQ.
- connection points are required, compared with three connection points in a traditional interface. It will be readily understood by one of skill in the art that this interface can be used for an electronic memory device with any desired number of pins to achieve similar advantages. It will also be understood by one of skill in the art that a combination of passive electrical components can be used in place of either the first passive electrical component or the second passive electrical component. For example, multiple components in parallel, in series or both could be used in place of resistor 23, capacitor 25, inductor 21 or resistor 29.
- Fig. 4A shows voltage levels at a power connection point and a signal connection point as data is being read from an electronic memory device, when the electronic memory device is connected to an exterior circuit with a passive interface as shown in Fig. 3A.
- Axis 40 represents time and axis 42 represents voltage level.
- the time scale for axis 40 is 20 ms per large division 40a.
- the voltage scale for axis 42 is 500 mV per large division 42a.
- Signal voltage level 44 is monitored at signal connection point 26.
- Power voltage level 46 is monitored at power connection point 27. During time periods where signal voltage level 44 oscillates up and down, a communication period is occurring between electronic memory device and an exterior circuit through signal connection point 26. During a communication period, power voltage level 46 gradually decreases due to capacitor 25 losing charge. When no communication is occurring over signal connection point 26, the data voltage level appears high. During that time, capacitor 25 recharges which increases power voltage level 46.
- Fig. 4B shows voltage levels at a power connection point and a signal connection point as data is being read from an electronic memory device, as in Fig. 4A, but shows a smaller time period.
- the time scale for axis 40 is 200 per large division 40a.
- the voltage scale for axis 42 is 500 mV per large division 42a.
- power voltage level 46 gradually decreases due to capacitor 25 losing charge. In this illustrated embodiment, if the communication period were to continue indefinitely, power voltage level 46 would decrease below the minimum operating voltage level required by an electronic memory device.
- Fig. 5 shows an exemplary headset 50 in which a passive interface for connecting an electronic memory device to an exterior circuit may be used.
- Headset 50 includes ear cups 52 which can actively or passively protect a wearer's ears from environmental noise. Ear cups 52 can be connected by head band 56 to secure them to a wearer's ears.
- Speakers 54 are incorporated into ear cups 52 to amplify received sound for a wearer to hear.
- a headset may be a push-to-talk headset further including a microphone (not shown), where a wearer can press a button (not shown) before talking to activate the microphone. When the wearer stops pressing the button, the microphone will discontinue reception of the wearer's voice.
- Power and data cord 58 electrically connects the headset 50 to a radio or other communication device.
- An electronic memory device with a passive interface consistent with the present disclosure may be incorporated into headset 50 or a similar headset, such as an in-ear headset.
- Electronic memory device can be used to store information about headset 50 such as information related to age, maintenance history, exposure, service dates, product history or type of headset 50.
- the stored information can be transmitted through passive interface and data and power cord 58 to the exterior device.
- the exterior device identify headset 50 to determine if it is the correct headset, requires maintenance, is due for replacement, or any other desired piece of information.
- a passive interface When an electronic memory device is connected to an exterior circuit using a passive interface consistent with the present disclosure, this reduces the number of electrical connections required to connect the electronic memory device to an exterior circuit, such as one in a radio or other communication device. Such a use of a passive interface can reduce the number of wires required for data and power cord 8.
- the reduced electrical connections can increase ease of meeting requirements for intrinsically safe applications used in hazardous environments. Reduced numbers of electrical connections can also decrease need for connector, reduce probability of electrical failure, and reduce cost of materials for and manufacture of a device
- a passive interface for an electronic memory device was constructed and data was written to and read from the electronic memory device.
- the memory device used was a UNI/O® Serial EEPROM with 1Kbit of memory made by Microchip Technology Inc. of Chandler, Arizona.
- the interface shown in Fig. 3A was used to connect the electronic memory device to an exterior circuit.
- the resistor had resistance of 10 kQ.
- the capacitor had a capacitance of 3 ⁇ .
- the exterior circuit communicated with the electronic memory device at the maximum frequency rate specified for the device, 100 kHz.
- the selected resistor and capacitor values ensured the power connection point received sufficient energy for the device to transmit the entire contents of the memory (1 Kbit) in approximately 1 second. Using the dwell time equation specified above:
- the resulting dwell time required to recharge the voltage level at the power connection point was about 150 milliseconds.
Landscapes
- Engineering & Computer Science (AREA)
- Signal Processing (AREA)
- Computer Networks & Wireless Communication (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Acoustics & Sound (AREA)
- Emergency Protection Circuit Devices (AREA)
- Semiconductor Integrated Circuits (AREA)
- Secondary Cells (AREA)
- Power Sources (AREA)
Abstract
Description
Claims
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
BR112013019308-5A BR112013019308A2 (en) | 2011-02-01 | 2012-01-18 | passive interface to an electronic memory device |
US13/883,057 US9502079B2 (en) | 2011-02-01 | 2012-01-18 | Passive interface for an electronic memory device |
EP12742703.7A EP2671228B1 (en) | 2011-02-01 | 2012-01-18 | A passive interface for an electronic memory device |
CN201280007262.XA CN103339678B (en) | 2011-02-01 | 2012-01-18 | Passive interface for electronic storage device |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201161438521P | 2011-02-01 | 2011-02-01 | |
US61/438,521 | 2011-02-01 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2012106112A1 true WO2012106112A1 (en) | 2012-08-09 |
Family
ID=46603038
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2012/021642 WO2012106112A1 (en) | 2011-02-01 | 2012-01-18 | A passive interface for an electronic memory device |
Country Status (4)
Country | Link |
---|---|
US (1) | US9502079B2 (en) |
EP (1) | EP2671228B1 (en) |
BR (1) | BR112013019308A2 (en) |
WO (1) | WO2012106112A1 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2012106112A1 (en) * | 2011-02-01 | 2012-08-09 | 3M Innovative Properties Company | A passive interface for an electronic memory device |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7283635B1 (en) * | 1999-12-09 | 2007-10-16 | Plantronics, Inc. | Headset with memory |
US20080164994A1 (en) * | 2007-01-05 | 2008-07-10 | Timothy Johnson | Audio I/O headset plug and plug detection circuitry |
US20090023395A1 (en) * | 2007-07-16 | 2009-01-22 | Microsoft Corporation | Passive interface and software configuration for portable devices |
US20100115149A1 (en) * | 2002-12-02 | 2010-05-06 | Plantronics, Inc. | System and method for digital signaling of computer headset connection status |
Family Cites Families (71)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS4220895Y1 (en) | 1965-02-05 | 1967-12-05 | ||
JPS5063708A (en) | 1973-10-12 | 1975-05-30 | ||
US4145760A (en) * | 1978-04-11 | 1979-03-20 | Ncr Corporation | Memory device having a reduced number of pins |
US4408353A (en) | 1980-10-17 | 1983-10-04 | Amp Incorporated | Coaxial cable/fiber optic bus network |
DE3423843C2 (en) | 1984-06-28 | 1987-04-30 | Kochs Adler Ag, 4800 Bielefeld | Top transport device on a sewing machine |
JPS6119089A (en) | 1984-07-04 | 1986-01-27 | 松下電器産業株式会社 | Method of producing sheathed heater |
DE3828272A1 (en) | 1988-08-19 | 1990-03-01 | Siemens Ag | ARRANGEMENT FOR TRANSMITTING DATA AND A SUPPLY VOLTAGE THROUGH A BUS LINE |
JPH0296444A (en) | 1988-10-01 | 1990-04-09 | Nec Corp | Data network system power source supplying system |
JPH04141759A (en) | 1990-10-03 | 1992-05-15 | Mitsubishi Electric Corp | Three-state bidirectional buffer and portable semiconductor memory device using the same |
JP2668166B2 (en) | 1990-12-21 | 1997-10-27 | シャープ株式会社 | Terminal adjustment device in data transmission system |
US5148144A (en) | 1991-03-28 | 1992-09-15 | Echelon Systems Corporation | Data communication network providing power and message information |
DK173291D0 (en) | 1991-10-14 | 1991-10-14 | Ole Cramer Nielsen | FIELDBUS DATA COMMUNICATION SYSTEM WITH A TWO CONNECTOR CABLE FOR BOTH POWER SUPPLY OF CONNECTED DEVICES AND DATA TRANSFER BETWEEN THESE |
US5270972A (en) * | 1992-04-14 | 1993-12-14 | Xicor, Inc. | Three terminal serial-communicating peripheral device |
JPH06112960A (en) | 1992-09-29 | 1994-04-22 | Brother Ind Ltd | Power supply controller |
DE19606940B4 (en) | 1995-02-16 | 2005-11-17 | Radebold, Walter, Dipl.-Geol. | Asynchronous bus system with shared information and energy transfer based on a maximum of two-core cable |
FR2743647B1 (en) | 1996-01-12 | 1998-02-13 | Bull Cp8 | COUPLER FOR MANAGING A COMMUNICATION BETWEEN A PORTABLE DATA MEDIUM AND A DATA EXCHANGE DEVICE, AND ASSOCIATED DATA EXCHANGE DEVICE |
JPH09204243A (en) | 1996-01-29 | 1997-08-05 | Fujitsu Ltd | Data transfer method |
FR2752126B1 (en) * | 1996-07-31 | 1999-04-09 | Gandar Marc | SYSTEM FOR REMOTE POWERING OF ELEMENTS CONNECTED TO A NETWORK |
DE29614187U1 (en) | 1996-08-16 | 1996-09-26 | bocom EDV-Vertriebsgesellschaft mbH, 41352 Korschenbroich | Bus coupler |
JPH1083494A (en) | 1996-09-06 | 1998-03-31 | Chino Corp | Measuring device |
JPH10145400A (en) | 1996-11-06 | 1998-05-29 | Chino Corp | Data transmission device |
SE9700633L (en) | 1997-02-21 | 1998-03-16 | Mecel Ab | Method and arrangement for combined data and power transmission on communication buses |
US5994998A (en) | 1997-05-29 | 1999-11-30 | 3Com Corporation | Power transfer apparatus for concurrently transmitting data and power over data wires |
JP2000510632A (en) | 1997-11-19 | 2000-08-15 | メニコ アクチエンゲゼルシヤフト | Data and control bus |
JPH11317757A (en) | 1998-03-06 | 1999-11-16 | Denso Corp | Electronic circuit for onboard lan system |
JP2938049B1 (en) | 1998-07-02 | 1999-08-23 | 新潟日本電気株式会社 | Hot-swap controller for extended I / O device to computer |
DE19850125B4 (en) | 1998-10-30 | 2007-06-28 | Siemens Ag | Power supply for power supply of a bus |
JP2000222295A (en) | 1999-02-02 | 2000-08-11 | Nec Corp | Data transfer control system |
DE19904878A1 (en) | 1999-02-06 | 2000-08-10 | Merten Gmbh & Co Kg Geb | Bus subscriber for data bus has switch able power unit relative to condition/status of operating period information to determine operation voltage |
US6609204B1 (en) | 1999-03-29 | 2003-08-19 | Hewlett-Packard Development Company, L.P. | Method and apparatus for locking/unlocking via platform management bus |
DE19929641B4 (en) | 1999-06-28 | 2006-01-26 | Phoenix Contact Gmbh & Co. Kg | Circuit for switching on and operating devices connected in series with respect to their supply voltage in a control and data transmission system |
DE19950655C2 (en) | 1999-10-21 | 2001-08-16 | Telefunken Microelectron | Method for signal transmission on a DC supply voltage in a bus system |
DE10031891A1 (en) | 2000-06-30 | 2002-01-10 | Bosch Gmbh Robert | Method for operating a device connected to a vehicle communication network |
JP4619511B2 (en) | 2000-09-29 | 2011-01-26 | Okiセミコンダクタ株式会社 | Semiconductor device provided with power supply voltage supply system and power supply voltage supply method for supplying power supply voltage to semiconductor device provided with power supply voltage supply system |
JP2002149284A (en) | 2000-11-14 | 2002-05-24 | Konica Corp | Storage apparatus |
KR100946831B1 (en) | 2001-01-31 | 2010-03-09 | 가부시키가이샤 히타치세이사쿠쇼 | Data processing system and data processor |
JP3675394B2 (en) | 2001-11-30 | 2005-07-27 | ソニー株式会社 | Communication device |
DE20219039U1 (en) | 2002-12-09 | 2003-10-23 | HouseCom GmbH, 81929 München | House communication and automation system |
JP2004233793A (en) * | 2003-01-31 | 2004-08-19 | Toshiba Corp | Electronic device and remote control method used by same equipment |
JP2004328488A (en) | 2003-04-25 | 2004-11-18 | Denso Corp | Communication system for vehicle |
JP3959374B2 (en) | 2003-06-30 | 2007-08-15 | Tdk株式会社 | USB interface system |
DE20312002U1 (en) | 2003-08-02 | 2003-10-30 | Power 7 Technology Corp., Chung-Ho, Taipeh | Digital data transmission device |
US20050050248A1 (en) | 2003-08-29 | 2005-03-03 | Dennis York | Portable electronic instrument with field-replaceable battery/input/output module |
US7224992B2 (en) * | 2003-10-10 | 2007-05-29 | Motorola, Inc. | Four pole stereo headset with push to talk capability in a duplex radio |
WO2005055182A1 (en) * | 2003-12-02 | 2005-06-16 | Samsung Electronics Co., Ltd. | Display apparatus and a method of controlling the same |
KR20050073205A (en) | 2004-01-09 | 2005-07-13 | 삼성전자주식회사 | Display apparatus |
US7113804B2 (en) * | 2004-01-09 | 2006-09-26 | Motorola, Inc. | Communication device and method of operation therefore |
CN100511672C (en) * | 2004-03-25 | 2009-07-08 | 日本电气株式会社 | Chip stacking semiconductor device |
ES2255397B1 (en) | 2004-07-08 | 2007-07-16 | Universidad De Sevilla | IMPROVEMENT OF "FIELD BUS" THROUGH THE INCORPORATION OF ADDITIONAL EARTH CONDUCTORS. |
DE102004037924A1 (en) | 2004-08-04 | 2006-03-16 | Endress + Hauser Process Solutions Ag | Modular connection device in a bus system for protecting an electrical consumer |
JP4089672B2 (en) * | 2004-09-17 | 2008-05-28 | ソニー株式会社 | Oscillation circuit and semiconductor device having the oscillation circuit |
CN100395739C (en) | 2004-12-17 | 2008-06-18 | 鸿富锦精密工业(深圳)有限公司 | Signal conversion circuit |
DE102005002753B4 (en) | 2005-01-20 | 2006-12-07 | Siemens Ag | Power supply device for a bus device and corresponding operating method |
US20060164098A1 (en) | 2005-01-25 | 2006-07-27 | Linear Technology Corporation | Utilization of power delivered to powered device during detection and classification mode |
US8331603B2 (en) * | 2005-06-03 | 2012-12-11 | Nokia Corporation | Headset |
KR100734203B1 (en) | 2006-06-30 | 2007-07-02 | 주식회사 스타칩 | A communication environment establishment equipment which intergrated interfacing information connected with a mobile phone, and method for establishment the same |
US7240848B1 (en) * | 2006-09-06 | 2007-07-10 | Atmel Corporation | Three port RF interface chip |
JP2008097306A (en) * | 2006-10-11 | 2008-04-24 | Canon Inc | Memory card and digital camera |
JP2009048409A (en) | 2007-08-20 | 2009-03-05 | Canon Inc | Interface circuit and integrated circuit device equipped with the circuit |
JP2009169907A (en) * | 2008-01-21 | 2009-07-30 | Yokogawa Electric Corp | Memory unit, memory system, and memory unit design method |
KR20100023142A (en) * | 2008-08-21 | 2010-03-04 | 삼성전자주식회사 | Method for driving light-source, light-source appratus performing for the method, and display appratus having the light-source appratus |
CN101662372B (en) | 2008-08-29 | 2011-12-21 | 王安军 | Serial bus system of party-line transmitting of information and power |
CN101393542B (en) | 2008-10-08 | 2012-01-25 | 上海华勤通讯技术有限公司 | Embedded equipment and method for supporting USB interface by GPIO terminal port |
CN101398459B (en) | 2008-10-28 | 2011-02-09 | 华为终端有限公司 | Method and device for identifying charger type |
KR101641532B1 (en) * | 2009-02-10 | 2016-08-01 | 삼성디스플레이 주식회사 | Timing control method, timing control apparatus for performing the same and display device having the same |
TWI451424B (en) * | 2009-04-17 | 2014-09-01 | Mstar Semiconductor Inc | Protecting circuit and power supply system for flash memory |
CN101639819A (en) | 2009-08-27 | 2010-02-03 | 罗建华 | Bus system adopting pulse interval for serial communication and two-core belt power supply |
KR101329506B1 (en) * | 2010-08-12 | 2013-11-13 | 엘지디스플레이 주식회사 | Image display device |
WO2012106112A1 (en) * | 2011-02-01 | 2012-08-09 | 3M Innovative Properties Company | A passive interface for an electronic memory device |
JP5781022B2 (en) * | 2012-06-15 | 2015-09-16 | 株式会社東芝 | Electrostatic protection circuit and semiconductor device |
CN108109644B (en) * | 2013-08-12 | 2020-07-17 | 林希忠 | Heat exchange circuit and application method thereof |
-
2012
- 2012-01-18 WO PCT/US2012/021642 patent/WO2012106112A1/en active Application Filing
- 2012-01-18 BR BR112013019308-5A patent/BR112013019308A2/en active Search and Examination
- 2012-01-18 EP EP12742703.7A patent/EP2671228B1/en active Active
- 2012-01-18 US US13/883,057 patent/US9502079B2/en active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7283635B1 (en) * | 1999-12-09 | 2007-10-16 | Plantronics, Inc. | Headset with memory |
US20100115149A1 (en) * | 2002-12-02 | 2010-05-06 | Plantronics, Inc. | System and method for digital signaling of computer headset connection status |
US20080164994A1 (en) * | 2007-01-05 | 2008-07-10 | Timothy Johnson | Audio I/O headset plug and plug detection circuitry |
US20090023395A1 (en) * | 2007-07-16 | 2009-01-22 | Microsoft Corporation | Passive interface and software configuration for portable devices |
Non-Patent Citations (1)
Title |
---|
See also references of EP2671228A4 * |
Also Published As
Publication number | Publication date |
---|---|
EP2671228A1 (en) | 2013-12-11 |
BR112013019308A2 (en) | 2020-10-27 |
EP2671228B1 (en) | 2022-04-13 |
US20140194077A1 (en) | 2014-07-10 |
US9502079B2 (en) | 2016-11-22 |
CN103339678A (en) | 2013-10-02 |
EP2671228A4 (en) | 2017-05-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN101077025B (en) | Mobile wireless communications device with reduced interfering energy from the display and related methods | |
CA2575946C (en) | Mobile wireless communications device with reduced interference from the keyboard into the radio receiver | |
EP1790187B1 (en) | Mobile wireless communications device with reduced microphone noise from radio frequency communications circuitry | |
US8489161B2 (en) | Mobile wireless communications device with reduced interfering energy into audio circuit and related methods | |
US7243851B2 (en) | Mobile wireless communications device with reduced interfering energy from the keyboard | |
US10224876B2 (en) | Low dropout voltage regulator for highly linear radio frequency power amplifiers | |
EP1571874A2 (en) | Electret condenser microphone for noise isolation and electrostatic discharge protection | |
WO2008045985A2 (en) | Microphone microchip device with differential mode noise suppression | |
US10498319B2 (en) | Device including multi-mode input pad | |
EP2400665A1 (en) | High voltage swing input/output enabled in a standard ic process using passive impedance transformation | |
US11895469B2 (en) | Audio circuit and mobile terminal provided with audio circuit | |
US9502079B2 (en) | Passive interface for an electronic memory device | |
US20100137019A1 (en) | Reduction in interference between components | |
US20130070940A1 (en) | Circuit and apparatus for connecting a mems microphone with a single line | |
JP2008503137A (en) | Passive processing device that interfaces with an audio signal path of an electronic device and rejects ESD and radio signals with respect to the audio signal path | |
US11912564B2 (en) | Sensor package including a substrate with an inductor layer | |
KR100706441B1 (en) | Electret Condenser Microphone | |
CN210603698U (en) | Capacitive air pressure sensor and electronic equipment | |
US11251757B2 (en) | High-frequency front-end circuit | |
CN103339678B (en) | Passive interface for electronic storage device | |
JPH10200625A (en) | Telephone terminal set |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 12742703 Country of ref document: EP Kind code of ref document: A1 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 13883057 Country of ref document: US |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2012742703 Country of ref document: EP |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
REG | Reference to national code |
Ref country code: BR Ref legal event code: B01A Ref document number: 112013019308 Country of ref document: BR |
|
ENP | Entry into the national phase |
Ref document number: 112013019308 Country of ref document: BR Kind code of ref document: A2 Effective date: 20130730 |