WO2012087652A2 - In band dynamic switching between two bus standards - Google Patents

In band dynamic switching between two bus standards Download PDF

Info

Publication number
WO2012087652A2
WO2012087652A2 PCT/US2011/064541 US2011064541W WO2012087652A2 WO 2012087652 A2 WO2012087652 A2 WO 2012087652A2 US 2011064541 W US2011064541 W US 2011064541W WO 2012087652 A2 WO2012087652 A2 WO 2012087652A2
Authority
WO
WIPO (PCT)
Prior art keywords
controller
pcie
bus
usb3
interface
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/US2011/064541
Other languages
French (fr)
Other versions
WO2012087652A3 (en
Inventor
Ting Lok SONG
Su Wei Lim
Mikal Hunsaker
Hooi Kar LOO
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of WO2012087652A2 publication Critical patent/WO2012087652A2/en
Publication of WO2012087652A3 publication Critical patent/WO2012087652A3/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/382—Information transfer, e.g. on bus using universal interface adapter
    • G06F13/385—Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/382—Information transfer, e.g. on bus using universal interface adapter
    • G06F13/387—Information transfer, e.g. on bus using universal interface adapter for adaptation of different data processing systems to different peripheral devices, e.g. protocol converters for incompatible systems, open system
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4027—Coupling between buses using bus bridges

Definitions

  • the invention relates to bus controllers and more particularly to an Express Card controller with in-band dynamic switching between PCIE and USB3.
  • ExpressCard is an interface to allow peripheral devices to be connected to a computer.
  • PCI Express Peripheral Component Interconnect Express, hereinafter PCIE
  • PCIE Peripheral Component Interconnect Express
  • USB Universal Serial Bus
  • Fig. 1 is a block diagram of a bus controller in accordance with some embodiments of the invention.
  • Fig. 2 is a block diagram of an electronic system in accordance with some embodiments of the invention.
  • Fig. 3 is a flow diagram in accordance with some embodiments of the invention.
  • Fig. 4 is another flow diagram in accordance with some embodiments of the invention.
  • Fig. 5 is another flow diagram in accordance with some embodiments of the invention.
  • Fig. 6 is another flow diagram in accordance with some embodiments of the invention.
  • Fig. 7 is another flow diagram in accordance with some embodiments of the invention.
  • Fig. 8 is a block diagram of another bus controller in accordance with some embodiments of the invention.
  • Fig. 9 is another flow diagram in accordance with some embodiments of the invention.
  • Fig. 10 is a block diagram of another bus controller in accordance with some
  • a bus controller 10 may include a first controller 11 providing an interface to an external device, a second controller 13 in communication with the first controller 11, the second controller 13 providing an interface to an internal bus 14 in accordance with a first bus standard, a third controller 15 in communication with the first controller 1 1, the third controller 15 providing an interface to an internal bus 14 in accordance with a second bus standard, and a detection circuit 16 in communication with the first controller 1 1.
  • the detection circuit 16 may be configured to detect whether the external device communicates in accordance with first bus standard or the second bus standard.
  • the first controller 11 may be configured to switch between the second and third controllers 13, 15 based on the information provided from the detection circuit 16.
  • the first controller 11 may include a multiplexer (MUX) to select between signals received from the second and third controllers 13, 15.
  • MUX multiplexer
  • the interface to the external device may include an external connector or port.
  • the detection circuit 16 may be connected to the external port and use a signal received from the external port to provide a selection signal to the MUX in the first controller 11.
  • the first controller 11 may provide hot removal support for the external device to switch between the second and third controllers 13, 15 regardless of the first controller state while maintaining compliance to the respective first and second bus standards.
  • the first controller 11 may include an Express Card controller
  • the second controller 13 may include a Universal Serial Bus specification 3.0 (USB3) controller
  • the third controller 15 may include Peripheral
  • PCIE Component Interconnect Express
  • the detection circuit 16 may include an Express Card strap controller connected to a USB3 select pin strap (e.g. on an Express Card 2.0 port).
  • the first controller 11 may be configured to monitor the pin strap value. If the pin strap value changes, the first controller 1 1 may request the current controller of the bus interface to release ownership, and the first controller 11 may then transfer ownership of the bus interface to the other controller.
  • the Express Card controller 11 may be configured to deassert a USB3 -allocated signal, receive a deasserted acknowledgement signal from the USB3 controller, and assert a PCIE link enable signal to pass ownership to the PCIE controller.
  • the Express Card controller 11 may be configured to request the PCIE controller to move to a PCIE Detect. Quiet state with a PCIE link disable request, receive an acknowledgement of the link disable request from the PCIE controller after the transition of the PCIE controller to DetectQuiet state, and assert a USB3 -allocated signal to pass ownership to the USB3 controller.
  • an electronic system 20 may include a processor 21, a memory 22 in communication with the processor 21, and a bus 23 in communication with the processor 21.
  • the electronic system 20 may further include an Express Card controller 24 coupled to the bus 23, the Express Card controller 24 providing an interface to an external device, a USB3 controller 25 coupled to the bus 23 and in communication with the Express Card controller 24, and a PCIE controller 26 coupled to the bus 23 and in communication with the Express Card controller 24.
  • the interface to the external device may include and Express Card 2.0 port.
  • the Express Card controller 24 may be configured to determine whether the external device is a USB3 device or a PCIE device and to switch between the USB3 controller 25 and the PCIE controller 26 based on the state of a USB3 select pin strap.
  • the Express Card controller 24 may provide hot removal support for the external device to switch between the USB3 and PCIE controllers 25, 26 regardless of the Express Card controller state while maintaining compliance to respective USB3 and PCIE bus standards.
  • the Express Card controller 24 may be configured to monitor the pin strap value. If the pin strap value changes, the Express Card controller 24 may request the current controller of the bus interface to release ownership, and then the Express Card controller may transfer ownership of the bus interface to the other controller.
  • the Express Card controller 24 may be configured to deassert a USB3-allocated signal, receive a deasserted acknowledgement signal from the USB3 controller 25, and assert a PCIE link enable signal to pass ownership to the PCIE controller 26.
  • the Express Card controller 24 may be configured to request the PCIE controller 26 to move to a PCIE Detect. Quiet state with a PCIE link disable request, receive an acknowledgement of the link disable request from the PCIE controller 26 after the transition of the PCIE controller 26 to DetectQuiet state, and assert a USB3 -allocated signal to pass ownership to the USB3 controller 25.
  • Fig. 2 shows the USB3 controller 25, PCIE controller 26 and processor 21 connected to the same bus 23 for illustration purposes only.
  • the bus 23 may be an internal bus within a chipset component.
  • the processor 21, USB3 controller 26, and / or PCIE controller 26 may be connected to one or more different internal buses (e.g. which may be in communication with each other through various bridge components).
  • the USB3 and PCIE controllers 25, 26 may be multiplexed onto a single Express Card 2.0 port for connection to Express Card 2.0 devices.
  • a method of operating a bus interface may include providing a first interface to an external device (e.g. at block 30), providing a second interface from the first interface to an internal bus in accordance with a first bus standard (e.g. at block 31), providing a third interface from the first interface to an internal bus in accordance with a second bus standard (e.g. at block 32), detecting whether the external device communicates in accordance with first bus standard or the second bus standard (e.g. at block 33), and switching between the second and third interfaces based on whether the external device is detected to communicate in accordance with the first bus standard or the second bus standard (e.g. at block 34).
  • a first bus standard e.g. at block 31
  • a second bus standard e.g. at block 32
  • detecting whether the external device communicates in accordance with first bus standard or the second bus standard e.g. at block 33
  • switching between the second and third interfaces based on whether the external device is detected to communicate in accordance with the first bus standard or the second
  • some embodiments of the invention may further include providing hot removal support for the external device (e.g. at block 35), and switching between the second and third interfaces regardless of a first interface state while maintaining compliance to the respective first and second bus standards (e.g. at block 36).
  • the first interface may include an Express Card interface
  • the second interface may include a USB3 interface
  • the third interface may include a PCIE interface (e.g. at block 37).
  • detecting whether the external device communicates in accordance with the first bus standard or the second bus standard may include detecting a state of a USB3 select pin strap (e.g. at block 40). Some embodiments of the invention may further include monitoring the pin strap value (e.g. at block 41), if the pin strap value changes, requesting the current bus interface to release ownership (e.g. at block 42), transferring ownership of the bus interface to the other bus interface (e.g. at block 43).
  • some embodiments of the invention may further include deasserting a USB3 -allocated signal (e.g. at block 51), receiving a deasserted acknowledgement signal from the USB3 interface (e.g. at block 52), and asserting a PCIE link enable signal to pass ownership to the PCIE interface (e.g. at block 53).
  • some embodiments of the invention may further include requesting the PCIE interface to move to a PCIE Detect. Quiet state with a PCIE link disable request (e.g. at block 61), receiving an acknowledgement of the link disable request from the PCIE interface after the transition of the PCIE interface to DetectQuiet state (e.g. at block 62), and asserting a USB3 -allocated signal to pass ownership to the USB3 interface (e.g. at block 63).
  • some embodiments of the invention may provide a method and apparatus for in-band dynamic switching between PCIE and USB3 connected to Express Card 2.0.
  • Express Card 2.0 specification may require the ability to support both PCIE and USB3 on the same xl controller slot/lane.
  • the USB3 pins may be shared with the PCIE pins at the Express Card connector, where they may be multiplexed internally and routed to the connector as a single set of Transmit and Receive pins.
  • some embodiments of the invention may solve the problem of being able to switch between the PCIE and USB3 controllers regardless of controller link states due to hot removal support while still maintaining compliance to the respective PCIE and USB3 specification.
  • some embodiments of the invention may provide a mechanism to detect whether the inserted express card contains a PCIE device or a USB3 device.
  • dynamic switching between PCI Express and USB3 may be implemented via an ExpressCard USB3# select pin strap.
  • the USB3# input pin may be pulled low by a connected USB3 device.
  • the ExpressCard USB3# strap signal is '0' when a device is detected, then that device may be presumed to be operating in USB3 Mode. Otherwise, the device may be presumed to be operating in PCI Express mode.
  • an ExpressCard Strap controller may observe the
  • the ExpressCard Strap controller may function as a multiplex selector to the USB3 controller and PCIE controller. If the pin strap value changes, the ExpressCard Strap controller may issue a request to the present occupant of the bus to move to the RxDetect. Quiet state of the USB3 link state or the Detect. Quiet state of PCIE link state, respectively. When the present bus owner has completed this request, the present bus owner may give ownership of the link over to the ExpressCard Strap controller.
  • the ExpressCard strap controller may then change the interface mode and give control to the new controller selected by the USB3# select strap.
  • the ExpressCard Strap controller may ensure that the interface is switched to its required power state corresponding to the receiver termination detection sequence. For example, the ExpressCard Strap controller may switch the operating signal/data rate to the correct setting prior to hand-over to the new controller.
  • some embodiments of the invention may involve a state machine for the ExpressCard Strap controller.
  • PCIE mode e.g. at block 71
  • switching to USB3 mode may involve the ExpressCard controller detecting the USB3# strap signal changing from ' ⁇ to ' ⁇ '.
  • the ExpressCard Strap controller may request the current PCIE controller to move back to the PCIE Detect. Quiet state via the PCIE link disable flow (e.g. at block 72, described in more detail in connection with Fig. 9).
  • the PCIE controller will subsequently acknowledge the link disable request after completing transition to DetectQuiet state.
  • the ExpressCard controller passes ownership to the USB3 controller by asserting the USB3 -allocated signal (e.g. moving from PCIE mode to USB3 mode at block 73).
  • ExpressCard ownership may be changed to USB3 and the signaling rate may be changed, for example, to 5 GT/s.
  • the USB3 controller acknowledges after claiming ownership and then operates in USB3 mode (e.g. at block 74).
  • Switching from USB3 to PCIE may involve the ExpressCard controller detecting the USB3# strap signal changing from '0' to ⁇ '.
  • ExpressCard Strap controller may then request the current USB3 controller to release ownership (e.g. by deasserting USB3 -allocated signal at block 75).
  • the USB3 controller may then transition to the RxDetect.Quiet state and informs the ExpressCard controller by deasserting the acknowledgement signal.
  • the ExpressCard controller passes ownership to the PCIE controller by asserting the link enable signal (e.g. moving from USB3 mode to PCIE mode at block 76).
  • the ExpressCard ownership may be changed to PCIE and the signaling rate may be changed, for example, to 2.5 GT/s.
  • the interface may then operate in the PCIE mode (e.g. back at block 71).
  • the state machine may provide no case where the switching can be done between PCIE and USB3 or vice versa without the appropriate interface state change, except possibly coming out of a system reset (which can be handled by appropriate power on / reset procedure to initialize the state machine).
  • internal buses Downstream from the USB3 and / or PCIE controllers, internal buses may not operate according to the respective USB3 / PCIE specifications. For example, some internal buses may include where the transaction layer is connected to and may follow some internal bus protocol.
  • FIG. 8 and 9 an example handshake between an EpxressCard Controller 82 and PCIE controller 84 is illustrated, with Fig. 9 detailing an example PCIE link disable flow.
  • the PCIE link disable request may transition the present PCIE LTSSM state to the Detect.Quiet state directly, or, via Disabled state.
  • the ExpressCard Strap controller may request for PCIE Link disable in the PCIE Configuration.Linkwidthstart state or the Recovery.Idle state.
  • the PCIE LTSSM will move to the Disabled state and then subsequently be directed to the Detect. Quiet state.
  • the ExpressCard Strap controller may also request for PCIE Link disable in the steady state L0 or lower power link states.
  • the PCIE LTSSM will move to the Recovery state and then subsequently be directed to the Detect.Quiet state.
  • the ExpressCard Strap controller may also request for PCIE Link disable in other link training states such as Polling or Configuration (other than Linkwidthstart).
  • the PCIE LTSSM may transition directly to the Detect.Quiet state.
  • the ExpressCard controller 102 may assert a USB3- allocated signal.
  • the USB3 controllerl04 may return a USB3 -allocated acknowledge signal.
  • some embodiments of the invention may be integrated in a chipset platform and use an ExpressCard USB3# select pin strap for the dynamic switching between PCI Express and USB3 cards.
  • an ExpressCard Strap controller may monitor the USB3# select pin and interact with both the PCI Express and USB3 controllers.
  • the PCIE controller may release the
  • some embodiments of the invention may provide support for both PCIE and USB3 ExpressCards through a single physical lane.
  • some embodiments of the invention may integrate the PCIE and USB3 controller sharing using the PHY Interface for the PCI Express and USB Architectures (PIPE) interface.
  • PIPE PCI Express and USB Architectures
  • some embodiments of the invention may provide a detection mechanism that allows and facilitates hot swapping (plug/removal) of PCIE and USB3 devices without requiring the platform to be powered down and /or without software intervention while swapping dynamically between PCIE and USB3.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Computer Hardware Design (AREA)
  • Information Transfer Systems (AREA)
  • Bus Control (AREA)

Abstract

In some embodiments, an electronic system includes a processor, a memory in communication with the processor, a bus in communication with the processor, an Express Card controller coupled to the bus, the Express Card controller providing an interface to an external device, a USB3 controller coupled to the bus and in communication with the Express Card controller, and a PCIE controller coupled to the bus and in communication with the Express Card controller. The Express Card controller may be configured to determine whether the external device is a USB3 device or a PCIE device and to switch between the USB3 controller and the PCIE controller based on the state of a USB3 select pin strap. Other embodiments are disclosed and claimed.

Description

IN BAND DYNAMIC SWITCHING BETWEEN TWO BUS STANDARDS
The invention relates to bus controllers and more particularly to an Express Card controller with in-band dynamic switching between PCIE and USB3.
BACKGROUND AND RELATED ART
ExpressCard is an interface to allow peripheral devices to be connected to a computer.
PCI Express (Peripheral Component Interconnect Express, hereinafter PCIE), is a computer expansion card standard. Universal Serial Bus (USB) is a specification to establish
communication between devices and a host controller. BRIEF DESCRIPTION OF THE DRAWINGS
Various features of the invention will be apparent from the following description of preferred embodiments as illustrated in the accompanying drawings, in which like reference numerals generally refer to the same parts throughout the drawings. The drawings are not necessarily to scale, the emphasis instead being placed upon illustrating the principles of the invention.
Fig. 1 is a block diagram of a bus controller in accordance with some embodiments of the invention.
Fig. 2 is a block diagram of an electronic system in accordance with some embodiments of the invention.
Fig. 3 is a flow diagram in accordance with some embodiments of the invention.
Fig. 4 is another flow diagram in accordance with some embodiments of the invention.
Fig. 5 is another flow diagram in accordance with some embodiments of the invention.
Fig. 6 is another flow diagram in accordance with some embodiments of the invention. Fig. 7 is another flow diagram in accordance with some embodiments of the invention.
Fig. 8 is a block diagram of another bus controller in accordance with some embodiments of the invention.
Fig. 9 is another flow diagram in accordance with some embodiments of the invention. Fig. 10 is a block diagram of another bus controller in accordance with some
embodiments of the invention.
DESCRIPTION
In the following description, for purposes of explanation and not limitation, specific details are set forth such as particular structures, architectures, interfaces, techniques, etc. in order to provide a thorough understanding of the various aspects of the invention. However, it will be apparent to those skilled in the art having the benefit of the present disclosure that the various aspects of the invention may be practiced in other examples that depart from these specific details. In certain instances, descriptions of well known devices, circuits, and methods are omitted so as not to obscure the description of the present invention with unnecessary detail.
With reference to Fig. 1, in accordance with some embodiments of the invention a bus controller 10 may include a first controller 11 providing an interface to an external device, a second controller 13 in communication with the first controller 11, the second controller 13 providing an interface to an internal bus 14 in accordance with a first bus standard, a third controller 15 in communication with the first controller 1 1, the third controller 15 providing an interface to an internal bus 14 in accordance with a second bus standard, and a detection circuit 16 in communication with the first controller 1 1. For example, the detection circuit 16 may be configured to detect whether the external device communicates in accordance with first bus standard or the second bus standard. For example, the first controller 11 may be configured to switch between the second and third controllers 13, 15 based on the information provided from the detection circuit 16.
For example, the first controller 11 may include a multiplexer (MUX) to select between signals received from the second and third controllers 13, 15. For example, the interface to the external device may include an external connector or port. For example, the detection circuit 16 may be connected to the external port and use a signal received from the external port to provide a selection signal to the MUX in the first controller 11.
In accordance with some embodiments of the invention, the first controller 11 may provide hot removal support for the external device to switch between the second and third controllers 13, 15 regardless of the first controller state while maintaining compliance to the respective first and second bus standards. For example, the first controller 11 may include an Express Card controller, the second controller 13 may include a Universal Serial Bus specification 3.0 (USB3) controller, and the third controller 15 may include Peripheral
Component Interconnect Express (PCIE) controller.
In some embodiments of the invention, for example, the detection circuit 16 may include an Express Card strap controller connected to a USB3 select pin strap (e.g. on an Express Card 2.0 port). For example, the first controller 11 may be configured to monitor the pin strap value. If the pin strap value changes, the first controller 1 1 may request the current controller of the bus interface to release ownership, and the first controller 11 may then transfer ownership of the bus interface to the other controller. For example, in some embodiments of the invention, if the ownership of the bus interface changes from USB3 to PCIE the Express Card controller 11 may be configured to deassert a USB3 -allocated signal, receive a deasserted acknowledgement signal from the USB3 controller, and assert a PCIE link enable signal to pass ownership to the PCIE controller. If the ownership of the bus interface changes from PCIE to USB3 the Express Card controller 11 may be configured to request the PCIE controller to move to a PCIE Detect. Quiet state with a PCIE link disable request, receive an acknowledgement of the link disable request from the PCIE controller after the transition of the PCIE controller to DetectQuiet state, and assert a USB3 -allocated signal to pass ownership to the USB3 controller.
With reference to Fig. 2, in accordance with some embodiments of the invention an electronic system 20 may include a processor 21, a memory 22 in communication with the processor 21, and a bus 23 in communication with the processor 21. The electronic system 20 may further include an Express Card controller 24 coupled to the bus 23, the Express Card controller 24 providing an interface to an external device, a USB3 controller 25 coupled to the bus 23 and in communication with the Express Card controller 24, and a PCIE controller 26 coupled to the bus 23 and in communication with the Express Card controller 24. For example, the interface to the external device may include and Express Card 2.0 port. For example, the Express Card controller 24 may be configured to determine whether the external device is a USB3 device or a PCIE device and to switch between the USB3 controller 25 and the PCIE controller 26 based on the state of a USB3 select pin strap.
For example, in accordance with some embodiments of the invention, the Express Card controller 24 may provide hot removal support for the external device to switch between the USB3 and PCIE controllers 25, 26 regardless of the Express Card controller state while maintaining compliance to respective USB3 and PCIE bus standards. For example, the Express Card controller 24 may be configured to monitor the pin strap value. If the pin strap value changes, the Express Card controller 24 may request the current controller of the bus interface to release ownership, and then the Express Card controller may transfer ownership of the bus interface to the other controller.
For example, if the ownership of the bus interface changes from USB3 to PCIE the Express Card controller 24 may be configured to deassert a USB3-allocated signal, receive a deasserted acknowledgement signal from the USB3 controller 25, and assert a PCIE link enable signal to pass ownership to the PCIE controller 26. For example, if the ownership of the bus interface changes from PCIE to USB3 the Express Card controller 24 may be configured to request the PCIE controller 26 to move to a PCIE Detect. Quiet state with a PCIE link disable request, receive an acknowledgement of the link disable request from the PCIE controller 26 after the transition of the PCIE controller 26 to DetectQuiet state, and assert a USB3 -allocated signal to pass ownership to the USB3 controller 25.
Fig. 2 shows the USB3 controller 25, PCIE controller 26 and processor 21 connected to the same bus 23 for illustration purposes only. For example, the bus 23 may be an internal bus within a chipset component. In some systems the processor 21, USB3 controller 26, and / or PCIE controller 26 may be connected to one or more different internal buses (e.g. which may be in communication with each other through various bridge components). Externally, the USB3 and PCIE controllers 25, 26 may be multiplexed onto a single Express Card 2.0 port for connection to Express Card 2.0 devices.
With reference to Fig. 3, in accordance with some embodiments of the invention, a method of operating a bus interface may include providing a first interface to an external device (e.g. at block 30), providing a second interface from the first interface to an internal bus in accordance with a first bus standard (e.g. at block 31), providing a third interface from the first interface to an internal bus in accordance with a second bus standard (e.g. at block 32), detecting whether the external device communicates in accordance with first bus standard or the second bus standard (e.g. at block 33), and switching between the second and third interfaces based on whether the external device is detected to communicate in accordance with the first bus standard or the second bus standard (e.g. at block 34).
For example, some embodiments of the invention may further include providing hot removal support for the external device (e.g. at block 35), and switching between the second and third interfaces regardless of a first interface state while maintaining compliance to the respective first and second bus standards (e.g. at block 36). For example, the first interface may include an Express Card interface, the second interface may include a USB3 interface, and the third interface may include a PCIE interface (e.g. at block 37).
With reference to Fig. 4, in some embodiments of the invention, detecting whether the external device communicates in accordance with the first bus standard or the second bus standard may include detecting a state of a USB3 select pin strap (e.g. at block 40). Some embodiments of the invention may further include monitoring the pin strap value (e.g. at block 41), if the pin strap value changes, requesting the current bus interface to release ownership (e.g. at block 42), transferring ownership of the bus interface to the other bus interface (e.g. at block 43).
With reference to Fig. 5, if the ownership of the bus interface changes from USB3 to PCIE (e.g. at block 50), some embodiments of the invention may further include deasserting a USB3 -allocated signal (e.g. at block 51), receiving a deasserted acknowledgement signal from the USB3 interface (e.g. at block 52), and asserting a PCIE link enable signal to pass ownership to the PCIE interface (e.g. at block 53).
With reference to Fig. 6, if the ownership of the bus interface changes from PCIE to USB3 (e.g. at block 60), some embodiments of the invention may further include requesting the PCIE interface to move to a PCIE Detect. Quiet state with a PCIE link disable request (e.g. at block 61), receiving an acknowledgement of the link disable request from the PCIE interface after the transition of the PCIE interface to DetectQuiet state (e.g. at block 62), and asserting a USB3 -allocated signal to pass ownership to the USB3 interface (e.g. at block 63).
Advantageously, some embodiments of the invention may provide a method and apparatus for in-band dynamic switching between PCIE and USB3 connected to Express Card 2.0. For purposes of illustration and not limitation, the Express Card 2.0 specification may require the ability to support both PCIE and USB3 on the same xl controller slot/lane. In some systems, the USB3 pins may be shared with the PCIE pins at the Express Card connector, where they may be multiplexed internally and routed to the connector as a single set of Transmit and Receive pins. Advantageously, some embodiments of the invention may solve the problem of being able to switch between the PCIE and USB3 controllers regardless of controller link states due to hot removal support while still maintaining compliance to the respective PCIE and USB3 specification. For example, some embodiments of the invention may provide a mechanism to detect whether the inserted express card contains a PCIE device or a USB3 device.
In some embodiments of the invention, dynamic switching between PCI Express and USB3 may be implemented via an ExpressCard USB3# select pin strap. For example, the USB3# input pin may be pulled low by a connected USB3 device. In accordance with some embodiments of the invention, if the ExpressCard USB3# strap signal is '0' when a device is detected, then that device may be presumed to be operating in USB3 Mode. Otherwise, the device may be presumed to be operating in PCI Express mode.
In some embodiments of the invention, an ExpressCard Strap controller may observe the
USB3# select pin. For example, the ExpressCard Strap controller may function as a multiplex selector to the USB3 controller and PCIE controller. If the pin strap value changes, the ExpressCard Strap controller may issue a request to the present occupant of the bus to move to the RxDetect. Quiet state of the USB3 link state or the Detect. Quiet state of PCIE link state, respectively. When the present bus owner has completed this request, the present bus owner may give ownership of the link over to the ExpressCard Strap controller.
The ExpressCard strap controller may then change the interface mode and give control to the new controller selected by the USB3# select strap. The ExpressCard Strap controller may ensure that the interface is switched to its required power state corresponding to the receiver termination detection sequence. For example, the ExpressCard Strap controller may switch the operating signal/data rate to the correct setting prior to hand-over to the new controller.
With reference to Fig. 7, some embodiments of the invention may involve a state machine for the ExpressCard Strap controller. For example, starting in PCIE mode (e.g. at block 71), switching to USB3 mode may involve the ExpressCard controller detecting the USB3# strap signal changing from ' Γ to 'Ο'. The ExpressCard Strap controller may request the current PCIE controller to move back to the PCIE Detect. Quiet state via the PCIE link disable flow (e.g. at block 72, described in more detail in connection with Fig. 9). The PCIE controller will subsequently acknowledge the link disable request after completing transition to DetectQuiet state. The ExpressCard controller passes ownership to the USB3 controller by asserting the USB3 -allocated signal (e.g. moving from PCIE mode to USB3 mode at block 73). The
ExpressCard ownership may be changed to USB3 and the signaling rate may be changed, for example, to 5 GT/s. The USB3 controller acknowledges after claiming ownership and then operates in USB3 mode (e.g. at block 74).
Switching from USB3 to PCIE (e.g. starting from USB3 mode in block 74) may involve the ExpressCard controller detecting the USB3# strap signal changing from '0' to Ί '. The
ExpressCard Strap controller may then request the current USB3 controller to release ownership (e.g. by deasserting USB3 -allocated signal at block 75). The USB3 controller may then transition to the RxDetect.Quiet state and informs the ExpressCard controller by deasserting the acknowledgement signal. Finally, the ExpressCard controller passes ownership to the PCIE controller by asserting the link enable signal (e.g. moving from USB3 mode to PCIE mode at block 76). The ExpressCard ownership may be changed to PCIE and the signaling rate may be changed, for example, to 2.5 GT/s. The interface may then operate in the PCIE mode (e.g. back at block 71).
In accordance with some embodiments of the invention, the state machine may provide no case where the switching can be done between PCIE and USB3 or vice versa without the appropriate interface state change, except possibly coming out of a system reset (which can be handled by appropriate power on / reset procedure to initialize the state machine). Downstream from the USB3 and / or PCIE controllers, internal buses may not operate according to the respective USB3 / PCIE specifications. For example, some internal buses may include where the transaction layer is connected to and may follow some internal bus protocol.
With reference to Figs. 8 and 9, an example handshake between an EpxressCard Controller 82 and PCIE controller 84 is illustrated, with Fig. 9 detailing an example PCIE link disable flow. The PCIE link disable request may transition the present PCIE LTSSM state to the Detect.Quiet state directly, or, via Disabled state. The ExpressCard Strap controller may request for PCIE Link disable in the PCIE Configuration.Linkwidthstart state or the Recovery.Idle state. The PCIE LTSSM will move to the Disabled state and then subsequently be directed to the Detect. Quiet state.
The ExpressCard Strap controller may also request for PCIE Link disable in the steady state L0 or lower power link states. The PCIE LTSSM will move to the Recovery state and then subsequently be directed to the Detect.Quiet state. The ExpressCard Strap controller may also request for PCIE Link disable in other link training states such as Polling or Configuration (other than Linkwidthstart). The PCIE LTSSM may transition directly to the Detect.Quiet state.
With reference to Fig. 10, an example handshake between an ExpressCard controller 102 and a USB3 controller 104 is illustrated. The ExpressCard controller 102 may assert a USB3- allocated signal. The USB3 controllerl04 may return a USB3 -allocated acknowledge signal.
Advantageously, some embodiments of the invention may be integrated in a chipset platform and use an ExpressCard USB3# select pin strap for the dynamic switching between PCI Express and USB3 cards. For example, in accordance with some embodiments of the invention an ExpressCard Strap controller may monitor the USB3# select pin and interact with both the PCI Express and USB3 controllers. For example, the PCIE controller may release the
ExpressCard ownership to USB3 via the PCIE Link Disable flow, which is fully compliant to the PCIE Base Specification 2.0. Advantageoulsy, some embodiments of the invention may provide support for both PCIE and USB3 ExpressCards through a single physical lane. For example, some embodiments of the invention may integrate the PCIE and USB3 controller sharing using the PHY Interface for the PCI Express and USB Architectures (PIPE) interface.
Advantageously, some embodiments of the invention may provide a detection mechanism that allows and facilitates hot swapping (plug/removal) of PCIE and USB3 devices without requiring the platform to be powered down and /or without software intervention while swapping dynamically between PCIE and USB3.
The foregoing and other aspects of the invention are achieved individually and in combination. The invention should not be construed as requiring two or more of such aspects unless expressly required by a particular claim. Moreover, while the invention has been described in connection with what is presently considered to be the preferred examples, it is to be understood that the invention is not limited to the disclosed examples, but on the contrary, is intended to cover various modifications and equivalent arrangements included within the spirit and the scope of the invention.

Claims

CLAIMS What is claimed is:
1. A bus controller, comprising:
a first controller providing an interface to an external device;
a second controller in communication with the first controller, the second controller providing an interface to an internal bus in accordance with a first bus standard;
a third controller in communication with the first controller, the third controller providing an interface to an internal bus in accordance with a second bus standard; and
a detection circuit in communication with the first controller, wherein the detection circuit is configured to detect whether the external device communicates in accordance with first bus standard or the second bus standard,
wherein the first controller is configured to switch between the second and third controllers based on the information provided from the detection circuit.
2. The bus controller of claim 1, wherein the first controller provides hot removal support for the external device to switch between the second and third controllers regardless of the first controller state while maintaining compliance to the respective first and second bus standards.
3. The bus controller of claim 2, wherein the first controller comprises an Express Card controller, the second controller comprises a USB3 controller, and the third controller comprises a PCIE controller.
4. The bus controller of claim 3, wherein the detection circuit comprises an Express
Card strap controller connected to a USB3 select pin strap.
5. The bus controller of claim 4, wherein the first controller is configured to:
monitor the pin strap value;
if the pin strap value changes, request the current controller of the bus interface to release ownership; and
transfer ownership of the bus interface to the other controller.
6. The bus controller of claim 5, wherein if the ownership of the bus interface changes from USB3 to PCIE the Express Card controller is configured to: deassert a USB3 -allocated signal;
receive a deasserted acknowledgement signal from the USB3 controller; and assert a PCIE link enable signal to pass ownership to the PCIE controller.
7. The bus controller of claim 5, wherein if the ownership of the bus interface changes from PCIE to USB3 the Express Card controller is configured to:
request the PCIE controller to move to a PCIE Detect. Quiet state with a PCIE link disable request;
receive an acknowledgement of the link disable request from the PCIE controller after the transition of the PCIE controller to DetectQuiet state; and
assert a USB3-allocated signal to pass ownership to the USB3 controller.
8. A method of operating a bus interface, comprising:
providing a first interface to an external device;
providing a second interface from the first interface to an internal bus in accordance with a first bus standard;
providing a third interface from the first interface to an internal bus in accordance with a second bus standard;
detecting whether the external device communicates in accordance with first bus standard or the second bus standard; and
switching between the second and third interfaces based on whether the external device is detected to communicate in accordance with the first bus standard or the second bus standard.
9. The method of claim 8, further comprising:
providing hot removal support for the external device; and
switching between the second and third interfaces regardless of a first interface state while maintaining compliance to the respective first and second bus standards.
10. The method of claim 9, wherein the first interface comprises an Express Card interface, the second interface comprises a USB3 interface, and the third interface comprises PCIE interface.
1 1. The method of claim 10, wherein detecting whether the external device communicates in accordance with the first bus standard or the second bus standard comprises: detecting a state of a USB3 select pin strap.
12. The method of claim 1 1, further comprising:
monitoring the pin strap value;
if the pin strap value changes, requesting the current bus interface to release ownership; and
transferring ownership of the bus interface to the other bus interface.
13. The method of claim 12, wherein if the ownership of the bus interface changes from USB3 to PCIE the method further comprises:
deasserting a USB3 -allocated signal;
receiving a deasserted acknowledgement signal from the USB3 interface; and asserting a PCIE link enable signal to pass ownership to the PCIE interface.
14. The method of claim 12, wherein if the ownership of the bus interface changes from PCIE to USB3 the method further comprises:
requesting the PCIE interface to move to a PCIE Detect. Quiet state with a PCIE link disable request;
receiving an acknowledgement of the link disable request from the PCIE interface after the transition of the PCIE interface to DetectQuiet state; and
asserting a USB3 -allocated signal to pass ownership to the USB3 interface.
15. An electronic system, comprising:
a processor;
a memory in communication with the processor;
a bus in communication with the processor;
an Express Card controller coupled to the bus, the Express Card controller providing an interface to an external device;
a USB3 controller coupled to the bus and in communication with the Express Card controller; and
a PCIE controller coupled to the bus and in communication with the Express Card controller,
wherein the Express Card controller is configured to determine whether the external device is a USB3 device or a PCIE device and to switch between the USB3 controller and the PCIE controller based on the state of a USB3 select pin strap.
16. The electronic system of claim 15, wherein the Express Card controller provides hot removal support for the external device to switch between the USB3 and PCIE controllers regardless of the Express Card controller state while maintaining compliance to respective USB3 and PCIE bus standards.
17. The electronic system of claim 16, wherein the Express Card controller is configured to:
monitor the pin strap value;
if the pin strap value changes, request the current controller of the bus interface to release ownership; and
transfer ownership of the bus interface to the other controller.
18. The electronic system of claim 17, wherein if the ownership of the bus interface changes from USB3 to PCIE the Express Card controller is configured to:
deassert a USB3 -allocated signal;
receive a deasserted acknowledgement signal from the USB3 controller; and assert a PCIE link enable signal to pass ownership to the PCIE controller.
19. The electronic system of claim 17, wherein if the ownership of the bus interface changes from PCIE to USB3 the Express Card controller is configured to:
request the PCIE controller to move to a PCIE Detect. Quiet state with a PCIE link disable request;
receive an acknowledgement of the link disable request from the PCIE controller after the transition of the PCIE controller to DetectQuiet state; and
assert a USB3-allocated signal to pass ownership to the USB3 controller.
20. The electronic system of claim 15, wherein the interface to the external device includes an Express Card port.
PCT/US2011/064541 2010-12-22 2011-12-13 In band dynamic switching between two bus standards Ceased WO2012087652A2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US12/928,906 US8706944B2 (en) 2010-12-22 2010-12-22 Dual bus standard switching bus controller
US12/928,906 2010-12-22

Publications (2)

Publication Number Publication Date
WO2012087652A2 true WO2012087652A2 (en) 2012-06-28
WO2012087652A3 WO2012087652A3 (en) 2012-10-11

Family

ID=46314752

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2011/064541 Ceased WO2012087652A2 (en) 2010-12-22 2011-12-13 In band dynamic switching between two bus standards

Country Status (3)

Country Link
US (3) US8706944B2 (en)
TW (1) TWI505095B (en)
WO (1) WO2012087652A2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8706944B2 (en) 2010-12-22 2014-04-22 Intel Corporation Dual bus standard switching bus controller
WO2017172195A1 (en) * 2016-04-01 2017-10-05 Intel Corporation Method, apparatus, and system for plugin mechanism of computer extension bus

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5346978B2 (en) * 2011-04-15 2013-11-20 シャープ株式会社 Interface device, wiring board, and information processing device
JP5346979B2 (en) * 2011-04-18 2013-11-20 シャープ株式会社 Interface device, wiring board, and information processing device
CN202564744U (en) * 2011-12-28 2012-11-28 钰创科技股份有限公司 Bridge between High Speed Peripheral Component Interconnect and USB3.0 Devices
US8782321B2 (en) * 2012-02-08 2014-07-15 Intel Corporation PCI express tunneling over a multi-protocol I/O interconnect
US8838869B1 (en) * 2012-06-22 2014-09-16 Xilinx, Inc. Multi-protocol data bus interface
CN104461988A (en) * 2013-09-23 2015-03-25 鸿富锦精密电子(天津)有限公司 Interface switching system and function card
CN104461987A (en) * 2013-09-23 2015-03-25 鸿富锦精密电子(天津)有限公司 Interface switching system and function card
CN104466578B (en) * 2013-09-23 2017-06-13 泰州市宏祥动力机械有限公司 With two kinds of network switch cards of network interface
US9672183B2 (en) 2014-12-01 2017-06-06 Western Digital Technologies, Inc. Integration of downstream ports in a multiple interface device
TWI557568B (en) * 2015-04-20 2016-11-11 瑞昱半導體股份有限公司 Combo chip for usb connector
CN106909198B (en) * 2015-12-22 2020-11-06 华硕电脑股份有限公司 External device, electronic device and electronic system
WO2018013735A1 (en) 2016-07-13 2018-01-18 Push-Run Holdings, Llc Modular multi-system gaming console
US10331605B2 (en) 2016-08-30 2019-06-25 International Business Machines Corporation Dynamic re-allocation of signal lanes
US10509759B2 (en) 2017-03-31 2019-12-17 Intel Corporation Multiple storage devices implemented using a common connector
US10254821B2 (en) 2017-08-01 2019-04-09 Intel Corporation Managing surprise hot plug in low power state
TWI709428B (en) * 2018-01-10 2020-11-11 美商推奔控股有限公司 Method of configuring a bus, and gaming console
US10489341B1 (en) * 2018-06-25 2019-11-26 Quanta Computer Inc. Flexible interconnect port connection
US10698856B1 (en) 2018-12-18 2020-06-30 Ati Technologies Ulc Alternative protocol selection
US12287753B2 (en) 2018-12-18 2025-04-29 Ati Technologies Ulc Alternative protocol over physical layer
US11693813B2 (en) 2018-12-18 2023-07-04 Ati Technologies Ulc Alternative protocol over physical layer
US10980154B1 (en) * 2019-12-23 2021-04-13 Baidu Usa Llc Cooling design for PCIE mounted server peripheral electronics
TWI881869B (en) * 2024-06-28 2025-04-21 宏正自動科技股份有限公司 Switching device and host device switching method

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8037234B2 (en) * 2003-12-02 2011-10-11 Super Talent Electronics, Inc. Command queuing smart storage transfer manager for striping data to raw-NAND flash modules
US7673090B2 (en) 2001-12-19 2010-03-02 Intel Corporation Hot plug interface control method and apparatus
US6895447B2 (en) * 2002-06-06 2005-05-17 Dell Products L.P. Method and system for configuring a set of wire lines to communicate with AC or DC coupled protocols
US7099969B2 (en) * 2003-11-06 2006-08-29 Dell Products L.P. Dynamic reconfiguration of PCI Express links
US20050138288A1 (en) 2003-12-23 2005-06-23 Horng-Yee Chou Dual mode USB and PCI express device
JP4398386B2 (en) * 2005-01-28 2010-01-13 富士通株式会社 Device for interconnecting multiple processing nodes via serial bus
JP4640126B2 (en) 2005-11-14 2011-03-02 富士通株式会社 Sideband bus setting circuit
JP4877482B2 (en) * 2006-04-11 2012-02-15 日本電気株式会社 PCI Express link, multi-host computer system, and PCI Express link reconfiguration method
US8285893B2 (en) * 2006-10-13 2012-10-09 Dell Products L.P. System and method for adaptively setting connections to input/output hubs within an information handling system
US20080168207A1 (en) * 2007-01-09 2008-07-10 International Business Machines Corporation I/O Adapter LPAR Isolation In A Hypertransport Envikronment Employing A Content Addressable Memory
US20080228986A1 (en) * 2007-03-12 2008-09-18 Luca Lodolo Architecture for controlling peripheral devices
TW200931422A (en) 2008-01-04 2009-07-16 Afa Technologies Inc A high-speed flash memory storage device
WO2009139489A1 (en) * 2008-05-16 2009-11-19 日本電気株式会社 Pci express switch, pci express system, and network control method
US8218580B2 (en) * 2008-07-15 2012-07-10 Intel Corporation Managing timing of a protocol stack
US9077555B2 (en) * 2008-10-02 2015-07-07 Dell Products L.P. Content distribution system
US20100125689A1 (en) * 2008-11-20 2010-05-20 Mediatek Inc. Electronic apparatus capable of receiving different types of memory cards
US8296469B2 (en) * 2008-12-31 2012-10-23 Intel Corporation Scalable method and apparatus for link with reconfigurable ports
US7996596B2 (en) * 2009-07-17 2011-08-09 Dell Products, Lp Multiple minicard interface system and method thereof
US20110191503A1 (en) * 2010-02-04 2011-08-04 Musa Ibrahim Kakish Motherboard Compatible with Multiple Versions of Universal Serial Bus (USB) and Related Method
US8554974B2 (en) * 2010-05-27 2013-10-08 International Business Machines Corporation Expanding functionality of one or more hard drive bays in a computing system
US8706944B2 (en) 2010-12-22 2014-04-22 Intel Corporation Dual bus standard switching bus controller

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8706944B2 (en) 2010-12-22 2014-04-22 Intel Corporation Dual bus standard switching bus controller
US9098642B2 (en) 2010-12-22 2015-08-04 Intel Corporation Dual bus standard switching bus controller
US10229080B2 (en) 2010-12-22 2019-03-12 Intel Corporation Dual bus standard switching bus controller
WO2017172195A1 (en) * 2016-04-01 2017-10-05 Intel Corporation Method, apparatus, and system for plugin mechanism of computer extension bus
US9953001B2 (en) 2016-04-01 2018-04-24 Intel Corporation Method, apparatus, and system for plugin mechanism of computer extension bus

Also Published As

Publication number Publication date
WO2012087652A3 (en) 2012-10-11
US20140181356A1 (en) 2014-06-26
US10229080B2 (en) 2019-03-12
US8706944B2 (en) 2014-04-22
TWI505095B (en) 2015-10-21
US20160085707A1 (en) 2016-03-24
US20120166691A1 (en) 2012-06-28
US9098642B2 (en) 2015-08-04
TW201235856A (en) 2012-09-01

Similar Documents

Publication Publication Date Title
US8706944B2 (en) Dual bus standard switching bus controller
US7539801B2 (en) Computing device with flexibly configurable expansion slots, and method of operation
US9934187B2 (en) Hot-pluggable computing system
US9059906B1 (en) Data communication interface
CN101359316B (en) Method and apparatus for implementing general-purpose serial bus USB OTG
US20200151129A1 (en) Usb signal switch circuitry using standard usb hub and method of operation the same
US7756123B1 (en) Apparatus, system, and method for swizzling of a PCIe link
US20120311215A1 (en) Peripheral component interconnect express expansion system and method
KR20210028700A (en) DISPLAYPORT Alternative mode communication detection
EP3274836A1 (en) System and method to enable closed chassis debug control interface using a usb type-c connector
CN101557379B (en) Link reconfiguration method for PCIE interface and device thereof
CN112639753A (en) Aggregated inband interruption
TWI810260B (en) Automatic usb host detection and port configuration
CN102750250A (en) Interface device and wiring board
CN103180797B (en) Server system and add-on card expansion equipment thereof
US8897705B2 (en) Data transmitting system and data transmitting method
JP4937900B2 (en) Automatic configuration of the communication port as a transmitter or receiver depending on the detected transmission direction of the connected device
US20060136643A1 (en) Methods and systems for a reference clock
CN212515790U (en) Server system configuration switching device and multi-configuration server
US20140052883A1 (en) Expansion module and control method thereof
TWI582604B (en) External device, electronic device and electronic system
US20040049611A1 (en) Flexible serial port configuration and method
TWI579704B (en) Ssic device and link control method for ssic device
US20070299929A1 (en) Client device interface for portable communication devices
EP1769370B1 (en) Data processing system

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 11851934

Country of ref document: EP

Kind code of ref document: A2

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 11851934

Country of ref document: EP

Kind code of ref document: A2