WO2012031384A1 - Method for demodulating dcm signals and apparatus thereof - Google Patents

Method for demodulating dcm signals and apparatus thereof Download PDF

Info

Publication number
WO2012031384A1
WO2012031384A1 PCT/CN2010/076661 CN2010076661W WO2012031384A1 WO 2012031384 A1 WO2012031384 A1 WO 2012031384A1 CN 2010076661 W CN2010076661 W CN 2010076661W WO 2012031384 A1 WO2012031384 A1 WO 2012031384A1
Authority
WO
WIPO (PCT)
Prior art keywords
llr
dcm
signals
computation
components
Prior art date
Application number
PCT/CN2010/076661
Other languages
French (fr)
Inventor
Yongfu Huang
Jun Ma
Junfeng Wang
Original Assignee
Panovel Technology Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Panovel Technology Corporation filed Critical Panovel Technology Corporation
Priority to CN201080070008.5A priority Critical patent/CN104040983A/en
Priority to PCT/CN2010/076661 priority patent/WO2012031384A1/en
Publication of WO2012031384A1 publication Critical patent/WO2012031384A1/en

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/26Systems using multi-frequency codes
    • H04L27/2601Multicarrier modulation systems
    • H04L27/2647Arrangements specific to the receiver only
    • H04L27/2649Demodulators
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/02Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/06Dc level restoring means; Bias distortion correction ; Decision circuits providing symbol by symbol detection
    • H04L25/067Dc level restoring means; Bias distortion correction ; Decision circuits providing symbol by symbol detection providing soft decisions, i.e. decisions together with an estimate of reliability
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/26Systems using multi-frequency codes
    • H04L27/30Systems using multi-frequency codes wherein each code element is represented by a combination of frequencies

Definitions

  • the present disclosure generally relates to receiver technology in high-speed wireless communication systems, and, more particularly, to method and apparatus for optimal demodulations for Dual Carrier Modulation in a Multi-Band Orthogonal Frequency Division Multiplexing (MB-OFDM) based Ultra Wide-Band (UWB) system.
  • MB-OFDM Multi-Band Orthogonal Frequency Division Multiplexing
  • UWB Ultra Wide-Band
  • UWB ultra- wideband
  • WiMedia MultiBand Orthogonal Frequency-Division Multiplexing (MB-OFDM) technique is an implementation of next generation networks utilizing ultra- wideband (UWB) wireless technology.
  • the MB-OFDM modulation based ultra-wideband (UWB) system specifies eight data rates in terms of Mb/s, among which 320,400,480 date rates employ 16QAM Dual Carrier Modulation (DCM) to provide diversity gain to improve error effectiveness for a high speed data rate by broadening in frequency domain.
  • DCM Dual Carrier Modulation
  • FIG. 1 A and FIG. IB illustrate a mapping rule for dual carrier modulation.
  • mapping rule may thus be formulated as follows:
  • bO and bl among the 4 bits are mapped to an in-phase component of the two subcarriers, and the b2 and b3 are mapped to a quadrature-phase component of the two subcarriers.
  • the received symbols may be expressed as follows:
  • h cm ⁇ j are the equivalent baseband channel coefficients
  • N cm are the i.i.d Gaussian noise with variance ⁇ 2 .
  • Patent Application Number US 7,512, 185 B2 also proposes a method for DCM demodulation. The method includes first solving a linear equation system, then computing a Log-Likelihood Ratio (LLR) of b 0 bi,b 2 and b 3 .
  • LLR Log-Likelihood Ratio
  • a new DCM demodulation solution which, among other things, decouples the real part and the imaginary part of the received DCM symbols, eliminates the needs for channel equalization, and uses LLR as the sole method of soft metrics computation instead of solving linear equations, which significantly reduces LLR computational complexity, while still ensuring a well performance.
  • the present invention is VLSI implementation friendly and the loss is negligible.
  • a method for demodulating Dual Carrier Modulated (DCM) signals includes correcting phase rotation of received DCM signals; decoupling real components and imaginary components of the phase-corrected DCM signals; and performing log-likelihood ratio (LLR) computation separately on the real components and the imaginary components.
  • DCM Dual Carrier Modulated
  • an apparatus for demodulating Dual Carrier Modulated (DCM) signals includes a correcting module for correcting phase rotation of received DCM signals; a decoupling module for decoupling real components and imaginary components of the phase-corrected DCM signals; and a log-likelihood ratio (LLR) processing module for performing LLR computation separately on the real components and the imaginary components.
  • DCM Dual Carrier Modulated
  • the apparatus for demodulating DCM signals may be integrated in a receiver or may be implemented as a separate device.
  • FIG. 1 A illustrates a constellation for DCM modulation
  • FIG. IB illustrates a constellation for DCM modulation
  • FIG. 2 illustrates an optimized ASIC implementation architecture according to one embodiment of the present invention
  • FIG. 3 A illustrates a simulation under CM1 channel model
  • FIG. 3B illustrates a simulation under CM2 channel model
  • FIG. 4 illustrates a flowchart of a method for DCM demodulation according to one embodiment of the present invention.
  • FIG. 1 illustrates two constellations for DCM modulation where the X-axis refers to the real component and the Y-axis refers to the imaginary component.
  • DCM dual carrier modulation
  • the constellations are generally phase-rotated due to the fading problem. If the phase-rotation can be eliminated first by the receiver, that is, the constellations can be rotated back to the shape as shown in FIG. 1 A and FIG. IB at the receiver, the subsequent computational complexity in demodulation will be greatly reduced.
  • the present invention provides a method for optimal DCM demodulation.
  • the phase rotation is corrected before LLR computation is performed. Consequently, there is no need for channel equalization and the LLR computational complexity is thus reduced significantly.
  • the phase rotation is corrected by multiplying exp(-z ' #) to both sides of equation (2). Subsequently, b 0 bi are decoupled from b 2 and b 3 by taking the real part and imaginary part of the received symbol, separately. Hence, the following equations can be obtained:
  • FIG. 1 A is the constellation whose phase rotation has been rectified by the receiver according to the present invention.
  • the real component e.g., -3
  • the value of b 0 bi can be easily determined, which are 0,0. Consequently, the task of calculating b 0 bi,b 2 and b 3 is thus reduced to calculating b 2 and b 3 , which greatly reduces the computational complexity .
  • the computation of b 0 bi is decoupled from that of b 2 and b 3 .
  • no channel equalization is involved during this process.
  • the problem of noise amplification which is caused by channel equalization, can be addressed.
  • LLR computation may be performed.
  • LLR computation may be applied to equation (7) to compute soft metrics of b 0, b],b 2 and b 3 (equation (9)). Since the computation of b 0 and bj is separate from that of b 2 and b 3 , the LLR computational complexity is reduced by 75% compared with the method without the decoupling process.
  • LC-LLR low-complexity-LLR
  • Function "In” can be implemented as lookup table.
  • A may be 2 ⁇ 2 .
  • the present invention may be implemented with an optimized ASIC architecture.
  • the optimized ASIC implementation architecture is shown in FIG. 2, where c ⁇ c w are constants. As can be seen from the architecture, some of the intermediate variables are repetitively used and invoked for a plurality of times.
  • this optimized ASIC architecture is VLSI implementation friendly and the loss is negligible.
  • Block Q in FIG. 2 is a quantization block. In order to produce soft metrics with reasonable bit width for the Viterbi decoder, the LLR result should be scaled and truncated to a smaller bit width.
  • FIG. 3 illustrates simulations under CM1 and CM2 channel models, where X-axis denotes SNR and Y-axis denotes Bit Error Ratio (BER).
  • the BER of three algorithms are compared: (a) EQL, equalization before solving equations for b 0 bi,b 2 and b 3 ; (b) LC-LLR; (c) MAX-LOG-LC-LLR. It can be seen that LC-LLR algorithm and MAX-LOG-LC-LLR algorithm are both obviously better than EQL algorithm by up to 3 dB.
  • MAX-LOG-LC-LLR algorithm is slightly worse than LC-LLR algorithm (less than 0.2 dB), but MAX-LOG-LC-LLR algorithm is more preferable due to its low implementation complexity.
  • FIG. 4 illustrates a flowchart of a method for DCM demodulation according to one embodiment of the present invention.
  • the method includes correcting phase rotation of received DCM signals (401); decoupling real components and imaginary components of the phase-corrected DCM signals (403); and performing log-likelihood ratio (LLR) computation separately on the real components and the imaginary components (405).
  • LLR log-likelihood ratio
  • an apparatus for demodulating DCM signals may include a correcting module for correcting phase rotation of received DCM signals; a decoupling module for decoupling real components and imaginary components of the phase-corrected DCM signals; and a log-likelihood ratio (LLR) processing module for performing LLR computation separately on the real components and the imaginary components.
  • the apparatus may further include a scaling apparatus configured to scale the result of LLR computation for process by a Viterbi decoder.
  • the present invention enjoys the below benefits: 1) no channel equalization is involved. 2) LLR is the sole method of soft metrics computation, instead of solving linear equations. 3) The LLR method decouples computation of b 0 b] from that of b 2 b 3 , significantly reducing computational complexity with only 1/4 complexity of
  • the embodiments described herein may be provided as desired, for example as software, hardware, firmware or embedded logic or otherwise.
  • the present invention may be implemented by constructing an application- specific integrated circuit (ASIC) having thousands of tiny integrated transistors.
  • ASIC application-specific integrated circuit
  • Such an ASIC may be implemented with CMOS (complementary metal oxide semiconductor), TTL (transistor-transistor logic), VLSI (very large systems integration), or another suitable construction.
  • DSP digital signal processing chip
  • FPGA field programmable gate array
  • PLA programmable logic array
  • PLD programmable logic device

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Power Engineering (AREA)
  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)

Abstract

A method for demodulating Dual Carrier Modulated (DCM) signals is disclosed. The method includes correcting phase rotation of received DCM signals; decoupling real components and imaginary components of the phase-corrected DCM signals; and performing log-likelihood ratio (LLR) computation separately on the real components and the imaginary components.

Description

METHOD FOR DEMODULATING DCM SIGNALS AND APPARATUS
THEREOF
FIELD OF THE INVENTION
[0001] The present disclosure generally relates to receiver technology in high-speed wireless communication systems, and, more particularly, to method and apparatus for optimal demodulations for Dual Carrier Modulation in a Multi-Band Orthogonal Frequency Division Multiplexing (MB-OFDM) based Ultra Wide-Band (UWB) system.
BACKGROUND
[0002] Increasing demand for more powerful and convenient data and information communication has resulted in a number of advancements, particularly in wireless communication technologies. Among recently emerging communication
technologies—especially those needing high data transfer rates—various ultra- wideband (UWB) technologies are gaining support and acceptance. UWB technologies are utilized for wireless transmission of video, audio or other high bandwidth data between various devices.
[0003] WiMedia MultiBand Orthogonal Frequency-Division Multiplexing (MB-OFDM) technique is an implementation of next generation networks utilizing ultra- wideband (UWB) wireless technology. The MB-OFDM modulation based ultra-wideband (UWB) system specifies eight data rates in terms of Mb/s, among which 320,400,480 date rates employ 16QAM Dual Carrier Modulation (DCM) to provide diversity gain to improve error effectiveness for a high speed data rate by broadening in frequency domain.
[0004] FIG. 1 A and FIG. IB illustrate a mapping rule for dual carrier modulation.
According to the mapping rule, on a transmitter side, every four data bits b0 bi,b2 and b3 are mapped onto two complex numbers, namely, d(j),j=0, l, as shown in two 16QAM
constellations in FIG. 1A and FIG. IB, respectively. Suppose there are 100 subcarriers in total. The mapping rule may thus be formulated as follows:
Figure imgf000002_0001
where n is the symbol number and k is the OFDM subcarrier index, code bits have been mapped as
Figure imgf000003_0001
[0005] Referring to FIG. 1, bO and bl among the 4 bits are mapped to an in-phase component of the two subcarriers, and the b2 and b3 are mapped to a quadrature-phase component of the two subcarriers.
[0006] On the receiver side, taken the channel interference and noise into account, the received symbols may be expressed as follows:
Figure imgf000003_0002
where
Figure imgf000003_0003
hcm{j) are the equivalent baseband channel coefficients, Ncm are the i.i.d Gaussian noise with variance σ2 .
[0007] To demodulate the received symbols, several conventional solutions are proposed.
[0008] One of the well-known solutions is based on the observation that the real parts of do and dj are the nonsingular linear transformation (see equation 1) of b0, bj, so that estimations of b0 and bj can be computed through solving a 2 by 2 linear equation. The same way can be applied for b2, b3 and the imaginary part of d0 and dj as well. The estimations of b0 bi,b2 and b3 can be sent to the Viterbi decoder directly. However, in order to compute b0 bi,b2 and b3, d0 and dj have to be derived through channel equalization by dividing rcm by the channel factor hcm . For instance, in equation (2), suppose Ncm{j) is small, then, d0 and dj can be expressed as follows:
Figure imgf000003_0004
[0009] Considering both equations (4) and (5), the following equation can be derived:
Figure imgf000003_0005
[0010] As can be seen from above, in the case of a small hcm{j) , such as in a fading indoor channel, this approach often amplifies noise, and results in performance degradation. [0011] Patent Application Number US 7,512, 185 B2 also proposes a method for DCM demodulation. The method includes first solving a linear equation system, then computing a Log-Likelihood Ratio (LLR) of b0 bi,b2 and b3.
[0012] However, such method also requires channel equalization which is likely to amplify noise, and result in performance degradation. Another drawback is that this method involves cumbersome computational complexity in LLR implementation.
SUMMARY
[0013] Detailed herein is a new DCM demodulation solution which, among other things, decouples the real part and the imaginary part of the received DCM symbols, eliminates the needs for channel equalization, and uses LLR as the sole method of soft metrics computation instead of solving linear equations, which significantly reduces LLR computational complexity, while still ensuring a well performance. In addition, the present invention is VLSI implementation friendly and the loss is negligible.
[0014] In one aspect of the invention, a method for demodulating Dual Carrier Modulated (DCM) signals is provided according to one embodiment of the present invention. The method includes correcting phase rotation of received DCM signals; decoupling real components and imaginary components of the phase-corrected DCM signals; and performing log-likelihood ratio (LLR) computation separately on the real components and the imaginary components.
[0015] In another aspect of the invention, an apparatus for demodulating Dual Carrier Modulated (DCM) signals is provided according to one embodiment of the present invention. The apparatus includes a correcting module for correcting phase rotation of received DCM signals; a decoupling module for decoupling real components and imaginary components of the phase-corrected DCM signals; and a log-likelihood ratio (LLR) processing module for performing LLR computation separately on the real components and the imaginary components. Such apparatus for demodulating DCM signals may be integrated in a receiver or may be implemented as a separate device.
[0016] It is to be noted that this Summary is provided to introduce a selection of concepts in a simplified form that are further described below in the Detailed Description. This Summary is not intended to identify key features or essential features of the claimed subject matter, nor is it intended to be used as an aid in determining the scope of the claimed subject matter. BRIEF DESCRIPTION OF THE DRAWINGS
[0017] In the drawings, each identical or nearly identical component that is illustrated in various figures is represented by a like numeral. For purposes of clarity, not every component may be labeled in every drawing. In the drawings:
[0018] FIG. 1 A illustrates a constellation for DCM modulation;
[0019] FIG. IB illustrates a constellation for DCM modulation;
[0020] FIG. 2 illustrates an optimized ASIC implementation architecture according to one embodiment of the present invention;
[0021] FIG. 3 A illustrates a simulation under CM1 channel model;
[0022] FIG. 3B illustrates a simulation under CM2 channel model; and
[0023] FIG. 4 illustrates a flowchart of a method for DCM demodulation according to one embodiment of the present invention.
DETAILED DESCRIPTION
[0024] The purposes, technical solutions and advantages concerning the embodiments of the present invention will become more readily appreciated by reference to the following description of the embodiments, when taken in conjunction with the accompanying drawings.
[0025] FIG. 1 illustrates two constellations for DCM modulation where the X-axis refers to the real component and the Y-axis refers to the imaginary component. As previously described, dual carrier modulation (DCM) can be expressed by two 16QAM constellations, see FIG. 1 A and FIG. IB. However, at the receiver side, the constellations are generally phase-rotated due to the fading problem. If the phase-rotation can be eliminated first by the receiver, that is, the constellations can be rotated back to the shape as shown in FIG. 1 A and FIG. IB at the receiver, the subsequent computational complexity in demodulation will be greatly reduced.
[0026] In view of this, the present invention provides a method for optimal DCM demodulation. According to the present invention, the phase rotation is corrected before LLR computation is performed. Consequently, there is no need for channel equalization and the LLR computational complexity is thus reduced significantly.
[0027] In one embodiment, the phase rotation is corrected by multiplying exp(-z'#) to both sides of equation (2). Subsequently, b0 bi are decoupled from b2 and b3 by taking the real part and imaginary part of the received symbol, separately. Hence, the following equations can be obtained:
Figure imgf000006_0001
where
Figure imgf000006_0002
[0028] As can be seen, (b0 bi) and (b2 b3) have been decoupled. It is to be noted that the multiplication of exp(-z'#) is used in algorithm derivation only, not needed in algorithm implementation. Because we can prove that r and h can be replaced by the original rcm and hcm as shown in the following and the channel equalization is not needed.
[0100] The followings is an example illustrating one of the benefits of the present invention. Assume FIG. 1 A is the constellation whose phase rotation has been rectified by the receiver according to the present invention. Then, if the real component is known (e.g., -3), the value of b0 bi can be easily determined, which are 0,0. Consequently, the task of calculating b0 bi,b2 and b3 is thus reduced to calculating b2 and b3, which greatly reduces the computational complexity. In other words, the computation of b0 bi is decoupled from that of b2 and b3. In addition, as can be seen, no channel equalization is involved during this process. Thus, the problem of noise amplification, which is caused by channel equalization, can be addressed.
[0029] After the decoupling process, LLR computation may be performed. In one embodiment, LLR computation may be applied to equation (7) to compute soft metrics of b0, b],b2 and b3 (equation (9)). Since the computation of b0 and bj is separate from that of b2 and b3, the LLR computational complexity is reduced by 75% compared with the method without the decoupling process.
Figure imgf000007_0001
[0030] The above LLR algorithm is referred as low-complexity-LLR (LC-LLR).
Function "In" can be implemented as lookup table. In one embodiment, A may be 2 σ2 .
[0031] Since the DCM is employed in a relatively high S R condition and the logarithmic term in equations (9), (10),(11), (12) can be neglected in the case of a high (e.g. snr>6dB)S R, the above LC-LLR can be further simplified through a process called MAX-LOG approximation (MAX-LOG-LC-LLR), which is illustrated below:
Figure imgf000007_0002
Figure imgf000008_0001
[0032] In one embodiment, the present invention may be implemented with an optimized ASIC architecture. The optimized ASIC implementation architecture is shown in FIG. 2, where c ~ cw are constants. As can be seen from the architecture, some of the intermediate variables are repetitively used and invoked for a plurality of times. Advantageously, this optimized ASIC architecture is VLSI implementation friendly and the loss is negligible. Block Q in FIG. 2 is a quantization block. In order to produce soft metrics with reasonable bit width for the Viterbi decoder, the LLR result should be scaled and truncated to a smaller bit width.
[0033] FIG. 3 illustrates simulations under CM1 and CM2 channel models, where X-axis denotes SNR and Y-axis denotes Bit Error Ratio (BER). The BER of three algorithms are compared: (a) EQL, equalization before solving equations for b0 bi,b2 and b3; (b) LC-LLR; (c) MAX-LOG-LC-LLR. It can be seen that LC-LLR algorithm and MAX-LOG-LC-LLR algorithm are both obviously better than EQL algorithm by up to 3 dB.
MAX-LOG-LC-LLR algorithm is slightly worse than LC-LLR algorithm (less than 0.2 dB), but MAX-LOG-LC-LLR algorithm is more preferable due to its low implementation complexity.
[0034] FIG. 4 illustrates a flowchart of a method for DCM demodulation according to one embodiment of the present invention. The method includes correcting phase rotation of received DCM signals (401); decoupling real components and imaginary components of the phase-corrected DCM signals (403); and performing log-likelihood ratio (LLR) computation separately on the real components and the imaginary components (405).
[0035] In one embodiment, an apparatus for demodulating DCM signals is provided. The apparatus may include a correcting module for correcting phase rotation of received DCM signals; a decoupling module for decoupling real components and imaginary components of the phase-corrected DCM signals; and a log-likelihood ratio (LLR) processing module for performing LLR computation separately on the real components and the imaginary components. The apparatus may further include a scaling apparatus configured to scale the result of LLR computation for process by a Viterbi decoder.
[0036] Advantageously, the present invention enjoys the below benefits: 1) no channel equalization is involved. 2) LLR is the sole method of soft metrics computation, instead of solving linear equations. 3) The LLR method decouples computation of b0 b] from that of b2 b3, significantly reducing computational complexity with only 1/4 complexity of
conventional LLR, but without loss in performance.
[0037] It is to be noted that the embodiments described herein may be provided as desired, for example as software, hardware, firmware or embedded logic or otherwise. In one embodiment, depending upon the particular requirements of the application in the areas of speed, expense, tooling costs, and the like, the present invention may be implemented by constructing an application- specific integrated circuit (ASIC) having thousands of tiny integrated transistors. Such an ASIC may be implemented with CMOS (complementary metal oxide semiconductor), TTL (transistor-transistor logic), VLSI (very large systems integration), or another suitable construction. Other alternatives include a digital signal processing chip (DSP), discrete circuitry (such as resistors, capacitors, diodes, inductors, and transistors), field programmable gate array (FPGA), programmable logic array (PLA), programmable logic device (PLD), and the like.
[0038] Certain terms are used throughout the description and following claims to refer to particular system components. As one skilled in the art will appreciate, different companies may refer to a component by different names. This document does not intend to distinguish between components that differ in name but not function. In the specification and in the claims, the terms "including" and "comprising" are used in an open-ended fashion, and thus should be interpreted to mean "including, but not limited to . . . ."
[0039] Apparently, various modifications and variations may be made by those skilled in the art without departing from the spirit and scope of the present invention. Accordingly, the present invention is intended to cover these modifications and variations if these modification and variation according to the present invention fall within the scope of the claims of the present invention and equivalent thereof.

Claims

CLAIMS What is claimed is:
1. A method for demodulating Dual Carrier Modulated (DCM) signals comprising: correcting phase rotation of received DCM signals; decoupling real components and imaginary components of the phase-corrected DCM signals; and performing log-likelihood ratio (LLR) computation separately on the real components and the imaginary components.
2. The method of claim 1, wherein the step of correcting phase rotation of received DCM signals further comprises: multiplying exp(-z'#) to the received DCM signals.
3. The method of claim 1, wherein the step of performing LLR computation further comprising: neglecting a logarithmic term in the result of LLR computation in the case of a high Signal-to-Noise Ratio (S R).
4. The method of claim 1, further comprising reusing intermediate results during LLR computation.
5. The method of claim 1, further comprising scaling the result of LLR computation for process by a decoder.
6. The method of claim 5, wherein the decoder is a Viterbi decoder.
7. An apparatus for demodulating Dual Carrier Modulated (DCM) signals, comprising: a correcting module for correcting phase rotation of received DCM signals; a decoupling module for decoupling real components and imaginary components of the phase-corrected DCM signals; and a log-likelihood ratio (LLR) processing module for performing LLR computation separately on the real components and the imaginary components.
8. The apparatus of claim 7, wherein the correcting module is further configured to multiply exp(-z'#) to the received DCM signals.
9. The apparatus of claim 7, wherein the LLR processing module is configured to neglect a logarithmic term in the result of LLR computation in the case of a high
Signal-to-Noise Ratio (S R).
10. The apparatus of claim 7, further comprising a scaling apparatus configured to scale the result of LLR computation for process by a decoder.
11. The apparatus of claim 10, wherein the decoder is a Viterbi decoder.
PCT/CN2010/076661 2010-09-07 2010-09-07 Method for demodulating dcm signals and apparatus thereof WO2012031384A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
CN201080070008.5A CN104040983A (en) 2010-09-07 2010-09-07 Method for demodulating DCM signals and apparatus thereof
PCT/CN2010/076661 WO2012031384A1 (en) 2010-09-07 2010-09-07 Method for demodulating dcm signals and apparatus thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/CN2010/076661 WO2012031384A1 (en) 2010-09-07 2010-09-07 Method for demodulating dcm signals and apparatus thereof

Publications (1)

Publication Number Publication Date
WO2012031384A1 true WO2012031384A1 (en) 2012-03-15

Family

ID=45810055

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2010/076661 WO2012031384A1 (en) 2010-09-07 2010-09-07 Method for demodulating dcm signals and apparatus thereof

Country Status (2)

Country Link
CN (1) CN104040983A (en)
WO (1) WO2012031384A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP3742624A4 (en) * 2018-02-27 2021-01-13 Mitsubishi Electric Corporation Reception device, communication system, and method for calculating likelihood of modulation signal

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1929470A (en) * 2005-09-09 2007-03-14 索尼株式会社 Wireless communication apparatus, wireless communication method and computer program therefor
KR100757833B1 (en) * 2006-08-31 2007-09-11 삼성전자주식회사 Dual carrier modulation demapping apparatus and method using the same
EP1858215A1 (en) * 2006-05-15 2007-11-21 Samsung Electronics Co., Ltd. Dual carrier modulation (DCM) demapping method and demapper
WO2008104801A2 (en) * 2007-03-01 2008-09-04 Artimi Inc Signal decoding systems
CN101325576A (en) * 2007-06-14 2008-12-17 创杰科技股份有限公司 Method and apparatus for a simplified maximum likelihood demodulator for dual carrier modulation

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1929470A (en) * 2005-09-09 2007-03-14 索尼株式会社 Wireless communication apparatus, wireless communication method and computer program therefor
EP1858215A1 (en) * 2006-05-15 2007-11-21 Samsung Electronics Co., Ltd. Dual carrier modulation (DCM) demapping method and demapper
KR100757833B1 (en) * 2006-08-31 2007-09-11 삼성전자주식회사 Dual carrier modulation demapping apparatus and method using the same
WO2008104801A2 (en) * 2007-03-01 2008-09-04 Artimi Inc Signal decoding systems
CN101325576A (en) * 2007-06-14 2008-12-17 创杰科技股份有限公司 Method and apparatus for a simplified maximum likelihood demodulator for dual carrier modulation

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP3742624A4 (en) * 2018-02-27 2021-01-13 Mitsubishi Electric Corporation Reception device, communication system, and method for calculating likelihood of modulation signal

Also Published As

Publication number Publication date
CN104040983A (en) 2014-09-10

Similar Documents

Publication Publication Date Title
US9800447B2 (en) Multi-mode orthogonal frequency division multiplexing transmitter for highly-spectrally-efficient communications
JP5041705B2 (en) OFDM signal receiver and method for estimating common phase error using data subcarriers
JP4399466B2 (en) Data detection for hierarchically encoded data transmission
US8050342B2 (en) Method and apparatus for receiving coded signals with the aid of channel state information
CN109309642B (en) IQ imbalance transmitter time domain estimation and compensation
JP5337165B2 (en) Channel estimation method and system for wireless communication network with limited inter-carrier interference
US7733993B2 (en) Phase noise canceling OFDM receiver
CN100539572C (en) Be used for the receiver that the multi-carrier signal to nonlinear distortion compensates
US7889806B2 (en) Method and apparatus to improve performance in a multicarrier MIMO channel using the hadamard transform
US8937996B2 (en) Receiver with ICI noise estimation
US20040218519A1 (en) Apparatus and method for estimation of channel state information in OFDM receivers
GB2434725A (en) PAPR minimisation in OFDM by allocating the same information to two groups of sub-carriers and transposing the information in one of the groups
JP2007074618A (en) Wireless communication apparatus and wireless communication method, and computer program
JP2012209886A (en) Reception device
JP2010515403A (en) Method and apparatus for reducing inter-carrier interference in an OFDM system
KR20090115232A (en) Method and apparatus for mitigating interference in multicarrier modulation systems
US8638885B2 (en) Space-time decoder and methods for decoding alamouti-encoded signals in high-doppler environments
WO2009104515A1 (en) Relay device, communication system, and communication method
US20070217323A1 (en) Apparatus and method for reducing inter-subcarrier interference in OFDMA system
US9118533B2 (en) Antenna diversity combining for differentially modulated orthogonal frequency division multiplexed (OFDM) signals
US20040257980A1 (en) Parallel orthogonal frequency division multiplexed communication system
US9515687B2 (en) Inter carrier interference cancellation for orthogonal frequency domain multiplexing receivers
WO2012031384A1 (en) Method for demodulating dcm signals and apparatus thereof
Schiphorst et al. A Bluetooth-enabled HiperLAN/2 receiver
US8411800B2 (en) TPS decoder for DVB-T television system and receiver using the same

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 10856846

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

32PN Ep: public notification in the ep bulletin as address of the adressee cannot be established

Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC OF 110613

122 Ep: pct application non-entry in european phase

Ref document number: 10856846

Country of ref document: EP

Kind code of ref document: A1