WO2011162715A1 - Substrate with buffer layer for oriented nanowire growth - Google Patents

Substrate with buffer layer for oriented nanowire growth Download PDF

Info

Publication number
WO2011162715A1
WO2011162715A1 PCT/SE2011/050845 SE2011050845W WO2011162715A1 WO 2011162715 A1 WO2011162715 A1 WO 2011162715A1 SE 2011050845 W SE2011050845 W SE 2011050845W WO 2011162715 A1 WO2011162715 A1 WO 2011162715A1
Authority
WO
WIPO (PCT)
Prior art keywords
buffer layer
substrate
layers
sub
layer
Prior art date
Application number
PCT/SE2011/050845
Other languages
French (fr)
Other versions
WO2011162715A9 (en
Inventor
Jonas Ohlsson
Original Assignee
Glo Ab
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Glo Ab filed Critical Glo Ab
Priority to CA2802500A priority Critical patent/CA2802500A1/en
Priority to KR1020127034303A priority patent/KR20130138657A/en
Priority to EP11798484.9A priority patent/EP2586062A4/en
Priority to JP2013516546A priority patent/JP5981426B2/en
Priority to US13/805,273 priority patent/US9947829B2/en
Priority to CN2011800310888A priority patent/CN103098216A/en
Priority to SG2012091344A priority patent/SG186312A1/en
Priority to AU2011269874A priority patent/AU2011269874B2/en
Publication of WO2011162715A1 publication Critical patent/WO2011162715A1/en
Publication of WO2011162715A9 publication Critical patent/WO2011162715A9/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/02—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
    • H01L33/12—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a stress relaxation structure, e.g. buffer layer
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B82—NANOTECHNOLOGY
    • B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y10/00—Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02367—Substrates
    • H01L21/0237—Materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02436—Intermediate layers between substrates and deposited layers
    • H01L21/02439—Materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02436—Intermediate layers between substrates and deposited layers
    • H01L21/02439—Materials
    • H01L21/02441—Group 14 semiconducting materials
    • H01L21/02444—Carbon, e.g. diamond-like carbon
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02436—Intermediate layers between substrates and deposited layers
    • H01L21/02439—Materials
    • H01L21/02455—Group 13/15 materials
    • H01L21/02458—Nitrides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02436—Intermediate layers between substrates and deposited layers
    • H01L21/02439—Materials
    • H01L21/02488—Insulating materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02436—Intermediate layers between substrates and deposited layers
    • H01L21/02494—Structure
    • H01L21/02513—Microstructure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02521—Materials
    • H01L21/02538—Group 13/15 materials
    • H01L21/0254—Nitrides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02587—Structure
    • H01L21/0259—Microstructure
    • H01L21/02603—Nanowires
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
    • H01L29/0665—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body the shape of the body defining a nanostructure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
    • H01L29/0665—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body the shape of the body defining a nanostructure
    • H01L29/0669—Nanowires or nanotubes
    • H01L29/0676—Nanowires or nanotubes oriented perpendicular or at an angle to a substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/02—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
    • H01L33/16—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a particular crystal structure or orientation, e.g. polycrystalline, amorphous or porous
    • H01L33/18—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a particular crystal structure or orientation, e.g. polycrystalline, amorphous or porous within the light emitting region
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B82—NANOTECHNOLOGY
    • B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y20/00—Nanooptics, e.g. quantum optics or photonic crystals
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B82—NANOTECHNOLOGY
    • B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y40/00—Manufacture or treatment of nanostructures
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B82—NANOTECHNOLOGY
    • B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y99/00—Subject matter not provided for in other groups of this subclass
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/005—Processes
    • H01L33/0062—Processes for devices with an active region comprising only III-V compounds
    • H01L33/0066—Processes for devices with an active region comprising only III-V compounds with a substrate not being a III-V compound
    • H01L33/007—Processes for devices with an active region comprising only III-V compounds with a substrate not being a III-V compound comprising nitride compounds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/02—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
    • H01L33/04—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a quantum effect structure or superlattice, e.g. tunnel junction
    • H01L33/06—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a quantum effect structure or superlattice, e.g. tunnel junction within the light emitting region, e.g. quantum confinement structure or tunnel barrier
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/02—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
    • H01L33/08—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a plurality of light emitting regions, e.g. laterally discontinuous light emitting layer or photoluminescent region integrated within the semiconductor body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/02—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
    • H01L33/20—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a particular shape, e.g. curved or truncated substrate
    • H01L33/24—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a particular shape, e.g. curved or truncated substrate of the light emitting region, e.g. non-planar junction
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S977/00—Nanotechnology
    • Y10S977/70—Nanostructure
    • Y10S977/762—Nanowire or quantum wire, i.e. axially elongated structure having two dimensions of 100 nm or less

Definitions

  • the present invention relates to nanowire based devices and in particular to substrates for nanowire growth.
  • nanowire based devices such as nanowire based light emitting diodes (LEDs)
  • a multitude of nanowire based structures are usually arranged in ordered arrays on a substrate.
  • the substrate often has multiple purposes, i.e. being a template for nanowire growth, being a carrier for the nanowires in the device and electrically connecting the nanowires on one side thereof.
  • Different techniques for growth of the ordered arrays of nanowire based structures, where all structures are parallel and oriented in the same direction are known.
  • semiconductor nanowires may be epitaxially grown on a high quality, mono- crystalline, semiconductor layer of the substrate, typically by selective area growth with a patterned growth mask arranged on the substrate, as described in e.g.
  • WO 2007/ 102781 Another common method is the so called VLS (vapour-liquid- solid) technique where a pattern of catalytic particles, often Au, is used as seeds to grow the nanowires, as described in US 7,335,908.
  • VLS vapour-liquid- solid
  • Nitride semiconductors such as GaN InN and A1N and their GalnN, GaAlN, and GalnAIN combinations of various composition are of used in blue, green and UV LEDs and other optoelectronic applications due to their wide and direct bandgap.
  • nitride semiconductors are grown in planar layers on a substrate.
  • mismatch between substrate and the nitride semiconductors for example lattice mismatch, introduce detrimental defects cracksin the grown material
  • dislocations has been suppressed by using epitaxial substrates or substrates with an epitaxial buffer layer.
  • Commercial GaN based devices utilizes sapphire, Si or SiC substrates, which, are highly lattice mismatched to GaN, and hence several ⁇ thick buffer layers are epitaxially grown on the substrates in order to function as a strain accommodating layers and a high quality epitaxial foundation to grow the device on. Examples of the use of epitaxial buffer layers can be found in the following documents.
  • Us 6,523, 188 B2 discloses epitaxial growth of an epitaxial buffer layer made of A1N on a Si ( 1 1 1) substrate before growing the GaN layer to compensate for the large lattice mismatch between GaN and Si.
  • the epitaxial buffer layer is preferably less than 0.2 ⁇ in order to obtain a flat GaN layer.
  • US 6,818,061 B2 discloses epitaxial growth of a thin epitaxial buffer layer including AIN with a thickness of about 40nm on a Si (1 1 1) substrate before growing the GaN layer to compensate for the large lattice mismatch between GaN and Si.
  • the GaN layer includes interlayers with alternating AIN and GaN layers.
  • a compositionally graded transition layer made of a GaN alloy between a Si substrate and a GaN layer, and optionally additionally a thin epitaxial strain accommodating layer that generally has a constant composition throughout its thickness, can be used to prevent crack formation in the GaN layer. Without this compositionally graded transition layer cracks can not readily be prevented.
  • US 7,365,374 B2 discloses the use of a strain absorbing layer on a substrate.
  • the strain absorbing layer should have a thickness of less than 10 nm so that overlying layers have an epitaxial relation ship with the underlying substrate.
  • the problem of substrate bowing is enhanced by increasing size of the substrate, in this way being an obstacle for large-scale processing of GaN devices on large substrates.
  • Growth of the buffer layer is a time consuming procedure and often thick A1N is used in the buffer layer, which limits the vertical conductivity.
  • the substrate is often removed, leaving only the buffer layer in the final device, whereby the costly substrate material only is used for the growth step.
  • reflectors may be used under the light emitting region to direct light out from the LED.
  • metal reflectors as Ag mirrors.
  • Bragg reflectors comprise repeated epitaxial semiconductor layers with different refraction index forming a. Bragg reflectors are limited in their reflectivity over a narrow span of wavelength and incident light angle and are not suitable for devices emitting light in a wider wavelength region.. The narrow optimal wavelength window is less of a problem as LEDs do emit light of narrow
  • one object of the invention is provide substrates for growing a multitude of nanowires oriented in the same direction, which substrates do not require costly and time consuming epitaxy and enable use of different substrate materials than used today.
  • one object of the invention is to allow use of materials formed with higher defect and dislocation density than commonly obtained with epitaxial growth techniques.
  • a substrate in accordance with the invention comprises a bulk layer and a buffer layer arranged on the bulk layer for growth of a multitude of nanowires oriented in the same direction on a surface of the buffer layer.
  • the thickness of the buffer layer that is deposited on the substrate is preferably less than 2 ⁇ .
  • the strain compensating buffer layer thickness is in the range of 3- 10 ⁇ , and grown using epitaxy in order to provide as high crystal quality to the buffer layer as possible.
  • the substrate can be used to form a structure comprising one or more nanowire based structures protruding from the buffer layer.
  • This structure can be a nanowire based light emitting diode structure where the nanowire based structures are utilised for light generation.
  • a method according to the invention for forming a structure comprises a multitude of nanowires oriented in the same direction in accordance with the invention comprises the basic steps of: providing a bulk layer; depositing a buffer layer with a thickness of less than 2 ⁇ on the bulk layer; and growing one or more nanowires on the buffer layer.
  • the invention includes, but is not limited to sub- ⁇ thickness nitride, oxygen and carbon containing buffer layers on substrates such as sapphire, quartz and Si.
  • the buffer layers may include a reflector part and they may be laterally conducting in order to be integrated electronically with the nanowire devices.
  • the invention furthermore teaches how to fabricate large area wafers with heavily reduced bow, as compared to previous buffer layers for nanowires.
  • curvature with measured wafer curvature less than 50 km 1 , preferably less than 40 km 1 , in some embodiments the curvature is less than 30 km 1 preferably less than 20 km 1 .
  • nanowires have a much higher capacity to adapt for highly lattice mismatched axial variations without
  • Properties of the buffer layer can be divided into device enhancing properties and growth enabling properties. Depending on end use and final configuration of the device parameters as, thermal conductivity, CTE, transparency, refraction index, absorption and electrical conductivity are of importance.
  • the growth enabling properties are thermal resistance to the used growth temperature, the capacity of the substrate to provide a generic direction to multiple nanowires, strain induced bowing of the substrate and the possibility to nucleate the NW material on the substrate.
  • Nitride based III-V semiconductors have been shown to be possible to nucleate on many materials comprising N, O, or C. However, the nucleation step in itself cannot always be made in an oriented-constrained manner, so usually it is convenient to keep this step as short as possible.
  • buffer layers for planar and selectively grown nitride based semiconductor devices have been, thick, epitaxially grown, often in multiple steps, comprising multiple III-N materials, all to increase device
  • buffer layer in the substrate of the invention is that material choices and material sequences of the substrates are appreciably relaxed, creating new options to electrically integrate the substrate with the nanowire array and enabling the use of non-Bragg reflectors or multi-wavelength Bragg reflectors in the substrate.
  • buffer layer materials that do not even need directional information from the substrate are used, such as A1N, some Carbon films, TiN and similar.
  • Another advantage with the invention is that no thick strain compensating buffer layer has to be used for the nanowire growth. With a thick strain
  • Another advantage of the invention is to provide substrates for growing nanowires that can remain in the final device.
  • the substrate is usually removed since it cannot be used in the device, or due to insufficient thermal properties.
  • the substrate can remain and be used.
  • Yet another advantage with the invention is that costly and time consuming epitaxy steps in the processing are avoided.
  • the substrate for growing nanowires and the method for growing nanowires of the invention Thanks to the substrate for growing nanowires and the method for growing nanowires of the invention, the next step in development of nitride based semiconductor devices, and in particular GaN-based devices, such as LEDs, will be possible.
  • the invention provides a nanowire LED structure, wherein each nanowire in use contributes to the formation of an active region for generation of light.
  • FIG. 1 schematically illustrates a nanowire structure with a substrate in accordance with prior art
  • FIG. 2 schematically illustrates a nanowire structure with a substrate in accordance with the invention
  • FIG 3 schematically illustrates a nanowire structure comprising a multilayer structure in the buffer layer in accordance with the invention
  • FIG. 4 shows a nanowire array of GaN nanowires formed on a low quality buffer layer on a Si substrate in accordance with the invention
  • FIG. 5 shows a low quality buffer layer in accordance with the invention
  • FIG. 6 illustrates schematically a nanostructure comprising a core and a shell.
  • nitride-based semiconductor materials are of great interest at least for the part of the device that generates the light.
  • Typical GaN nanowire LED fabrication includes elevated growth temperatures around 1000 deg C.
  • Substrate /buffer layer materials must be chosen according to this thermal envelope. Examples of such materials are AI 2 O 3 (isolator), A1N, GaN, Si, (semiconductors), and W (metals).
  • Extra precautions have to be taken with adjacent combinations of layers that may form a eutectic binary compound with a melting point much lower than 1000 degrees C. Intermediate layer combinations may then be used as barrier layers. Since the skilled person is familiar with these risks these barrier layers are not explicitly disclosed in the embodiments.
  • FIG. 1 schematically illustrates a prior art nanowire based structure comprising a substrate 1 with a bulk layer 3 having a thickness in the range of 20- ⁇ and a epitaxial strain accommodating buffer layer 4 having a thickness in the range of 3- ⁇ .
  • Nanowires 2 protrude from the buffer layer 4.
  • the nanowires 2 are aligned in one direction which is determined by the crystal orientation of the buffer layer 4.
  • FIG. 2 schematically illustrates a structure in accordance with the invention comprising a substrate 1 with a bulk layer 3 having a thickness in the range of 20- ⁇ and a epitaxial strain accommodating buffer layer 4 having a thickness of preferably less than 2 ⁇ , more preferably in the range of 0.2-2 ⁇ .
  • Nanowires 2 protrude from the buffer layer 4.
  • the nanowires 2 are aligned in one direction which is determined by the orientation of the buffer layer 4.
  • the general crystal structure of the buffer layer is often the same or at least similar to the nanowire crystal structure. It is however the atomic configuration of the buffer layer structure that in the end forces the nanowires to grow
  • the nanowire based structures comprise a radial core- shell structure forming a nanowire based LED structure.
  • the core- shell structure may comprise an n-type GaN nanowire core and a p-type GaN shell with an intermediate quantum well layer comprising sub-layers of AlGaN, InGaN and/or GaN.
  • FIG. 2 illustrates nanowires grown using selective area growth using a growth mask, however not limited to this.
  • Fig. 3 schematically illustrates one embodiment of the invention comprising a buffer layer 4 with one or more sub-layers 4a, 4b, 4c.
  • the buffer layer 4 or said one or more sub-layers 4a, 4b, 4c may comprise semiconductor materials, metal/ metal alloys and/or insulators in different layers.
  • orientational properties that improve thermal properties of the device, can withstand the growth temperatures are preferred, exemplified, but not limited to A1N, TiN, graphene, and other polycrystalline or partly amorphous carbon films.
  • the buffer layer or each of the sub-layers has a homogeneous composition throughout its thickness. At least the composition is not intentionally varied.
  • one or more reflector layers may be included in the sublayer stack of the buffer layer 4.
  • the electrical conductivity in vertical and lateral direction can also be tailored, for example in order to have a high conductivity in the lateral direction to provide a current spreading layer connecting the nanowires of the structure.
  • the nanowire structures are electrically connected by a common lateral contact formed by the buffer layer 4 or at least one of said one or more sub-layers 4a, 4b, 4c.
  • Buffer layers deposited by atomic layer deposition have excellent orientation properties.
  • PECVD Plasma- enhanced chemical vapor deposition
  • LPCVD low pressure chemical vapor deposition
  • APCVD atmospheric pressure chemical vapor deposition
  • oriented A1N can been grown with LPCVD and APCVD, graphene, and other polycrystalline or partly amorphous carbon films can also be deposited by utilizing LPCVD or RF-CVD.
  • PECVD has inferior orientation capacity as compared with the other two.
  • Physical vapor deposition techniques based on sputtering or evaporation can also be used, however sputtering is usually not feasible for oriented deposition. Vacuum evaporation methods are often preferred for oriented deposition of metals or metal alloys. A good example is aluminum layers that easily are
  • Lattice mismatched layers can also be grown with epitaxial methods.
  • Epitaxy methods such as metal organic chemical vapor deposition (MOCVD) or hydride vapour phase epitaxy (HVPE) are usually used to fabricate crystals and crystal interfaces of very high perfection.
  • MOCVD metal organic chemical vapor deposition
  • HVPE hydride vapour phase epitaxy
  • the buffer layer 4 or one or more of the sub-layers 4a, 4b, 4c can have a defect or dislocation density higher than lO 10 /cm 2 and still be used for commercial devices.
  • Layer quality can be increased to a certain extent by growing thick strain accommodating buffer layers, often at low temperature. Without the constraint of crystal perfection thick strain accommodating buffer layers are made redundant. Oxidation of oriented buffer layers can preserve the orientation of the original substrate.
  • An illustrating example is evaporated aluminum that can be oxidized to AI2O 3 with preserved orientation. However, deposition of a buffer layer can also alter the orientation.
  • a method for forming a structure comprising a multitude of nanowire structures oriented in the same direction comprising the steps of:
  • the method of the invention enables the fabrication of both Bragg reflectors and normal reflector layers.
  • Bragg re lectors made by deposition, i.e. not epitaxy, are easier and cheaper to fabricate than epitaxial Bragg reflectors.
  • This method is therefore suitable for fabrication of multi colored devices, using multiple, stacked Bragg reflectors, formed by a plurality of sub-layer, each Bragg reflector reflecting a separate light emitting wavelength , used in conjunction with colored light emitting sources on top of the substrate.
  • each Bragg reflector adds approximately 0.5 ⁇ to the thickness of the buffer layer, making the buffer layer thicker than in single colored devices.
  • deposition methods are exemplified above.
  • preservation of orientation of bulk layer and
  • semiconductor nanowires are commonly grown in the (1 1 1) (cubic zinc blende) or (0001) (hexagonal wurtzite) direction.
  • (1 1 1) cubic zinc blende
  • (0001) hexagonal wurtzite
  • a (1 1 1) or (0001) substrate is usually used, so that the nanowires will be oriented perpendicularly to the substrate surface. Controlled deposition of materials on crystalline substrates with respect to orientation will facilitate preserving the orientation, which facilitates orientated growth on multi-layered structures.
  • the material layers themselves tend to align in a predominant (1 1 1) direction. This is also true for TiN, where many large area deposition methods are available.
  • the use of such materials increases the freedom of choice for the underlying layers as the directional information can be introduced in the last layers, which is designated for nanowire nucleation
  • nanowires may be nucleated on a variety of materials, homogeneous nucleation is greatly facilitated by growing them on similar material substrates.
  • nitride based structures such as GaN nanowires
  • optimal substrate surfaces for growth are nitride based semiconductors such as GaN, InN or AIN and combinations thereof.
  • AIN, but also TiN also allows adjacent sub-layers of SiO, TiO or SiN.
  • Preferential termination layers AIN or a sequence of GaN and AIN can easily be grown with ALD, CVD and MOCVD methods.
  • the AIN or TiN can be used to enhance directional information while addition of Ga into the terminating surface layer will enhance nucleation homogeneity.
  • crystallographic properties of high temperature resistant carbon films i.e., providing grains of diamond-like or graphene like material.
  • a special nucleation step and nucleation temperature is often required in order to initiate growth of ionic material such as GaN on materials uch as Si or C.
  • the nucleation step will often lessen the directional constraint to the growth conditions and should usually be kept short.
  • the grain structure may help to relax lattice strain between the nanowire and the film although a "too random" grain structure will limit directional properties and temperature resistance of the film.
  • Further advantages of using carbon films in the buffer layer or in one or more sub-layers of the buffer layer are their excellent heat conducting properties as well as their inherent transparency.
  • WO 2008/085129 relates to nitride nanowires and method of producing such.
  • the methods of that application can be implemented for growth on buffer layers in accordance with the present invention.
  • nitride based semiconductor nanowires can be accomplished on a buffer layer in accordance with the invention by a selective area growth technique wherein the nitrogen source flow rate is substantially constant during nanowire formation.
  • a shell layer that at least partly encloses the nanowire can be obtained. Thanks to the invention it is possible to use the method of WO 2008/085129 to grow lianowires on cheaper substrates, such as Si substrates, and with buffer layers that are not single crystalline or with extremely low levels of defects.
  • FIG. 4 shows a nanowire array of GaN nanowires formed on a low quality buffer layer on a Si substrate in accordance with the invention.
  • FIG. 5 shows a low quality buffer layer in accordance with the invention.
  • a selective area growth technique utilizing holes in a mask layer arranged on the buffer layer in accordance with the invention functioning as apertures for nanowire growth is used.
  • the selection of hole diameter is important for obtaining single crystalline, dislocation free nanowires. If the hole diameter is too large the nanowires may be too wide to be able to repel dislocations, or may not be single crystalline.
  • the critical hole diameter depends on the buffer layer quality and composition as well as the composition of the nanowire and conditions during nanowire nucleation and growth, but generally the hole diameter is preferably less than 200nm, more preferably less than 150nm. In embodiments of the invention the hole diameter is also preferably less than lOOnm, more preferably less than 50nm.
  • the fabrication method described herein preferably utilizes a nanowire core to grow semiconductor shell layers on the cores to form a core-shell nanowire based structure forming a LED, as described for example in U.S. Patent Number 7,829,443, to Seifert et al., incorporated herein by reference for the teaching of nanowire fabrication methods, it should be noted that the invention is not so limited.
  • the core may constitute the nanostructure (e.g. nanowire) while the shell may optionally have dimensions which are larger than typical nanowire shells.
  • the device can be shaped to include many facets, and the area ratio between different types of facets may be controlled. This is exemplified in FIG.
  • FIG. 6a shows a pillar shaped nanostructure 60 comprising a nanowire core 62 and a shell 64
  • FIG. 6b shows another variant where the shell is grown on a nanowire core 62 so as to form a pyramid 66.
  • FIG. 6 is only a schematic illustration, and is not to scale, and the shell while shown as a single layer could comprises several layers.
  • the LEDs can be fabricated so that the emission layer formed on templates with dominant pyramid facets or sidewall facets. The same is true for the contact layer, independent of the shape of the emission layer.
  • the final individual device e.g., a pn or pin device
  • the final individual device may have a shape anywhere between a pyramid shape (i.e., narrower at the top or tip and wider at the base) and pillar shaped (e.g., about the same width at the tip and base) with circular or hexagonal or other polygonal cross section perpendicular to the long axis of the device.
  • the individual devices with the completed shells may have various sizes.
  • the sizes may vary, with base widths ranging from 100 nm to several (e.g., 5) ⁇ , such as 100 nm to below 1 micron, and heights ranging from a few 100 nm to several (e.g., 10) ⁇ .
  • the bow is herein expressed as curvature, with measured wafer curvature less than 50 km 1 , preferably less than 40 km 1 , in some embodiments the curvature is less than 30 km 1 preferably less than 20 km 1 .
  • Curvature as used herein is defined in an article by E. armour et al,”LED growth compatibility between s", 4" and 6" sapphire" in "Semiconductor TODAY Compounds & advanced Silicon", Vol. 4, Issue 3, April/ May 2009, p 82-86, the article being incorporated herein in its entirety by reference (see Figure 4 therein) .
  • R is the radius of the curvature of the wafer
  • D is the diameter of the substrate (e.g. 2, 4 or 6 inches)

Abstract

The present invention provides a substrate (1) with a bulk layer (3) and a buffer layer (4) having a thickness of less than 2 μm arranged on the bulk layer (3) for growth of a multitude of nanowires (2) oriented in the same direction on a surface (5) of the buffer layer (4). A nanowire structure, a nanowire light emitting diode comprising the substrate (1) and a production method for fabricating the nanowire structure is also provided. The production method utilizes non-epitaxial methods for forming the buffer layer (4).

Description

SUBSTRATE WITH BUFFER LAYER FOR ORIENTED NANOWIRE GROWTH
Technical field of the invention
The present invention relates to nanowire based devices and in particular to substrates for nanowire growth.
Background of the invention
In nanowire based devices, such as nanowire based light emitting diodes (LEDs), a multitude of nanowire based structures are usually arranged in ordered arrays on a substrate. The substrate often has multiple purposes, i.e. being a template for nanowire growth, being a carrier for the nanowires in the device and electrically connecting the nanowires on one side thereof. Different techniques for growth of the ordered arrays of nanowire based structures, where all structures are parallel and oriented in the same direction, are known. For example, semiconductor nanowires may be epitaxially grown on a high quality, mono- crystalline, semiconductor layer of the substrate, typically by selective area growth with a patterned growth mask arranged on the substrate, as described in e.g.
WO 2007/ 102781. Another common method is the so called VLS (vapour-liquid- solid) technique where a pattern of catalytic particles, often Au, is used as seeds to grow the nanowires, as described in US 7,335,908. Nitride semiconductors, such as GaN InN and A1N and their GalnN, GaAlN, and GalnAIN combinations of various composition are of used in blue, green and UV LEDs and other optoelectronic applications due to their wide and direct bandgap. Typically these devices nitride semiconductors are grown in planar layers on a substrate. However, mismatch between substrate and the nitride semiconductors, for example lattice mismatch, introduce detrimental defects cracksin the grown material, In prior art dislocations has been suppressed by using epitaxial substrates or substrates with an epitaxial buffer layer. Commercial GaN based devices utilizes sapphire, Si or SiC substrates, which, are highly lattice mismatched to GaN, and hence several μιη thick buffer layers are epitaxially grown on the substrates in order to function as a strain accommodating layers and a high quality epitaxial foundation to grow the device on. Examples of the use of epitaxial buffer layers can be found in the following documents.
Us 6,523, 188 B2 discloses epitaxial growth of an epitaxial buffer layer made of A1N on a Si ( 1 1 1) substrate before growing the GaN layer to compensate for the large lattice mismatch between GaN and Si. The epitaxial buffer layer is preferably less than 0.2μπι in order to obtain a flat GaN layer.
In US 6,818,061 B2 discloses epitaxial growth of a thin epitaxial buffer layer including AIN with a thickness of about 40nm on a Si (1 1 1) substrate before growing the GaN layer to compensate for the large lattice mismatch between GaN and Si. Moreover, the GaN layer includes interlayers with alternating AIN and GaN layers.
In US 6,617,060 B2 it is disclosed that a compositionally graded transition layer made of a GaN alloy between a Si substrate and a GaN layer, and optionally additionally a thin epitaxial strain accommodating layer that generally has a constant composition throughout its thickness, can be used to prevent crack formation in the GaN layer. Without this compositionally graded transition layer cracks can not readily be prevented.
US 7,365,374 B2 discloses the use of a strain absorbing layer on a substrate. The strain absorbing layer should have a thickness of less than 10 nm so that overlying layers have an epitaxial relation ship with the underlying substrate.
It is appreciated from the above examples that in prior art methods the buffer layer is grown by epitaxial growth methods in order to form thick single
crystalline, high quality, epitaxial buffer layers. Together with the GaN device layer grown on the epitaxial buffer layer an epitaxial layer with a thickness of more than 3μπι is formed.
Recently the use of nitride semiconductors for nanowire based devices has received considerable attention since the nanowires enable growth of nitride semiconductor materials with low defect density, as described in WO
2008/085129 Al . However, even if nanowires are used, the growth of high-quality nitride semiconductors, for example GaN, is performed using high-quality epitaxial layers as templates. The use of epitaxial layers of high quality ensures an optimal epitaxial template for nanowire growth, minimizes the density of defects that may continue up in the nanowires, and enables low electrical resistance between the substrate and nanowires. However, a buffer layer in accordance with prior art introduces substrate bowing due to the strain, which radically alters the thermal profile over the substrate. For nanowire growth, high thermal uniformity on the substrate during growth is crucial for fabrication of nanowire structures such as LEDs. The problem of substrate bowing is enhanced by increasing size of the substrate, in this way being an obstacle for large-scale processing of GaN devices on large substrates. Growth of the buffer layer is a time consuming procedure and often thick A1N is used in the buffer layer, which limits the vertical conductivity. Moreover, for many optoelectronic devices, for example LEDs the substrate is often removed, leaving only the buffer layer in the final device, whereby the costly substrate material only is used for the growth step.
In LEDs, reflectors may be used under the light emitting region to direct light out from the LED. Most common is the use of metal reflectors, as Ag mirrors. Bragg reflectors comprise repeated epitaxial semiconductor layers with different refraction index forming a. Bragg reflectors are limited in their reflectivity over a narrow span of wavelength and incident light angle and are not suitable for devices emitting light in a wider wavelength region.. The narrow optimal wavelength window is less of a problem as LEDs do emit light of narrow
wavelength. However, , growth of Bragg reflectors is time consuming, and particularly challenging on lattice mismatched substrates, since the crystal quality has to be high to make efficient reflectors.
Summary of the invention
In view of the foregoing one object of the invention is provide substrates for growing a multitude of nanowires oriented in the same direction, which substrates do not require costly and time consuming epitaxy and enable use of different substrate materials than used today. In particular one object of the invention is to allow use of materials formed with higher defect and dislocation density than commonly obtained with epitaxial growth techniques.
The objects of the invention are achieved by the substrate and the method as defined in the independent claims.
A substrate in accordance with the invention comprises a bulk layer and a buffer layer arranged on the bulk layer for growth of a multitude of nanowires oriented in the same direction on a surface of the buffer layer. The thickness of the buffer layer that is deposited on the substrate is preferably less than 2μπι. In prior art buffer layers of substrates for growing nanowires the strain compensating buffer layer thickness is in the range of 3- 10μπι, and grown using epitaxy in order to provide as high crystal quality to the buffer layer as possible..
The substrate can be used to form a structure comprising one or more nanowire based structures protruding from the buffer layer. This structure can be a nanowire based light emitting diode structure where the nanowire based structures are utilised for light generation. A method according to the invention for forming a structure comprises a multitude of nanowires oriented in the same direction in accordance with the invention comprises the basic steps of: providing a bulk layer; depositing a buffer layer with a thickness of less than 2μπι on the bulk layer; and growing one or more nanowires on the buffer layer.
The invention includes, but is not limited to sub-μπι thickness nitride, oxygen and carbon containing buffer layers on substrates such as sapphire, quartz and Si. The buffer layers may include a reflector part and they may be laterally conducting in order to be integrated electronically with the nanowire devices.
The invention furthermore teaches how to fabricate large area wafers with heavily reduced bow, as compared to previous buffer layers for nanowires. Here expressed in curvature, with measured wafer curvature less than 50 km 1, preferably less than 40 km 1 , in some embodiments the curvature is less than 30 km 1 preferably less than 20 km 1.
The inherent one-dimensional nature of nanowires makes it rational to argue that growth of nanowires should be possible on other substrate materials or substrates of lower quality. While this may not have been proven yet, it has, for example in WO 2004/004927 A2, been shown that nanowires have a much higher capacity to adapt for highly lattice mismatched axial variations without
introducing crystal defects than structures of the same composition grown in planar mode. Thanks to the invention it is possible to use buffer layers that have lower crystalline quality and even polycrystalline buffer layers.
Properties of the buffer layer can be divided into device enhancing properties and growth enabling properties. Depending on end use and final configuration of the device parameters as, thermal conductivity, CTE, transparency, refraction index, absorption and electrical conductivity are of importance. The growth enabling properties are thermal resistance to the used growth temperature, the capacity of the substrate to provide a generic direction to multiple nanowires, strain induced bowing of the substrate and the possibility to nucleate the NW material on the substrate. Nitride based III-V semiconductors have been shown to be possible to nucleate on many materials comprising N, O, or C. However, the nucleation step in itself cannot always be made in an oriented-constrained manner, so usually it is convenient to keep this step as short as possible.
Traditionally, buffer layers for planar and selectively grown nitride based semiconductor devices, of devices have been, thick, epitaxially grown, often in multiple steps, comprising multiple III-N materials, all to increase device
performance. Device quality has been directly dependent of crystalline quality of the substrate. Then substrate material choices have also been limited to the use of high crystalline materials of SiC, Si and A1203 with choice of substrate directly
determining buffer layer quality and therefor device quality.
One advantage with the buffer layer in the substrate of the invention is that material choices and material sequences of the substrates are appreciably relaxed, creating new options to electrically integrate the substrate with the nanowire array and enabling the use of non-Bragg reflectors or multi-wavelength Bragg reflectors in the substrate.
By being able to use partly crystalline buffers with partly directional properties only, the possible choices of substrate material have been further increased, where buffer layer materials that do not even need directional information from the substrate are used, such as A1N, some Carbon films, TiN and similar.
While using our proprietary nanowire fabrication method described herein as described for example in U.S. Patent Number 7,829,443, to Seifert et al., incorporated herein by reference for the teaching of nanowire fabrication methods, we have found that we can lessen the above described constraints to the buffer layer and therefore also the substrate. This may be possible to achieve with other nanowire growth methods although this has not been investigated by us.
A full understanding of the mechanisms enabling this invention is not yet achieved. However, the unique directionality of the NW growth in combination with the small width of the nanowires, giving the crystal the option to deflect or redirect defects at an early stage of growth is understood to play major roles. Energy minimization of the crystal is achieved with increased crystal perfection. The possibilities for the crystal to relax in all directions during growth together with the proximity of surfaces to consume dislocations are understood to be of importance.
Another advantage with the invention is that no thick strain compensating buffer layer has to be used for the nanowire growth. With a thick strain
compensating buffer layer the processing often suffers from bowing of the substrate, which may crack the substrate or at least introduce non-uniform growth conditions over the substrate that deteriorate the performance of the final device. It is a further advantage of the invention that it makes it possible to grow oriented nanowires on cheaper substrates, such as Si (1 1 1) substrates, and in particular Si ( 100) substrates, but also amorphous substrates, the main prerequisite being the substrate being able to resist the chosen process temperatures.
Another advantage of the invention is to provide substrates for growing nanowires that can remain in the final device. For example, as mentioned above, in LED structures the substrate is usually removed since it cannot be used in the device, or due to insufficient thermal properties. With for example Si substrates the substrate can remain and be used.
Yet another advantage with the invention is that costly and time consuming epitaxy steps in the processing are avoided.
Thanks to the substrate for growing nanowires and the method for growing nanowires of the invention, the next step in development of nitride based semiconductor devices, and in particular GaN-based devices, such as LEDs, will be possible.
Thus, in one aspect the invention provides a nanowire LED structure, wherein each nanowire in use contributes to the formation of an active region for generation of light.
Embodiments of the invention are defined in the dependent claims. Other objects, advantages and novel features of the invention will become apparent from the following detailed description of the invention when considered in conjunction with the accompanying drawings and claims.
Brief description of the drawings
Preferred embodiments of the invention will now be described with reference to the accompanying drawings, wherein
FIG. 1 schematically illustrates a nanowire structure with a substrate in accordance with prior art,
FIG. 2 schematically illustrates a nanowire structure with a substrate in accordance with the invention,
FIG 3 schematically illustrates a nanowire structure comprising a multilayer structure in the buffer layer in accordance with the invention, FIG. 4 shows a nanowire array of GaN nanowires formed on a low quality buffer layer on a Si substrate in accordance with the invention,
FIG. 5 shows a low quality buffer layer in accordance with the invention, and FIG. 6 illustrates schematically a nanostructure comprising a core and a shell. Detailed description of embodiments
All references to vertical, lateral etc. are introduced for the ease of
understanding only, and should not be considered as limiting to specific orientation. Furthermore, the dimensions of the structures in the drawings are not necessarily to scale.
Although the preferred embodiment of the invention in the following are described mainly in terms of nanowire light emitting diodes (LEDs) and the needs for such structures it should be appreciated that the substrates and buffer layers of the invention and the nanowire growth thereon can be used to fabricate other optoelectronic devices and electronic devices and to fulfill the needs thereof.
For LEDs nitride-based semiconductor materials are of great interest at least for the part of the device that generates the light. Typical GaN nanowire LED fabrication includes elevated growth temperatures around 1000 deg C. Substrate /buffer layer materials must be chosen according to this thermal envelope. Examples of such materials are AI2O3 (isolator), A1N, GaN, Si, (semiconductors), and W (metals). Extra precautions have to be taken with adjacent combinations of layers that may form a eutectic binary compound with a melting point much lower than 1000 degrees C. Intermediate layer combinations may then be used as barrier layers. Since the skilled person is familiar with these risks these barrier layers are not explicitly disclosed in the embodiments.
FIG. 1 schematically illustrates a prior art nanowire based structure comprising a substrate 1 with a bulk layer 3 having a thickness in the range of 20- ΙΟΟΟμπι and a epitaxial strain accommodating buffer layer 4 having a thickness in the range of 3- ΙΟμπι. Nanowires 2 protrude from the buffer layer 4. The nanowires 2 are aligned in one direction which is determined by the crystal orientation of the buffer layer 4. FIG. 2 schematically illustrates a structure in accordance with the invention comprising a substrate 1 with a bulk layer 3 having a thickness in the range of 20- ΙΟΟΟμηι and a epitaxial strain accommodating buffer layer 4 having a thickness of preferably less than 2μπι, more preferably in the range of 0.2-2μπι. Nanowires 2 protrude from the buffer layer 4. The nanowires 2 are aligned in one direction which is determined by the orientation of the buffer layer 4.
The general crystal structure of the buffer layer is often the same or at least similar to the nanowire crystal structure. It is however the atomic configuration of the buffer layer structure that in the end forces the nanowires to grow
unidirectionally. Alteration of preferred general alignment of nanowires can be realized with process steps, as explained in the following. In such cases the orientation of the nanowire crystal is usually adapted to the buffer layer crystal orientation.
By way of example, in the structure in FIG. 2 the nanowire based structures comprise a radial core- shell structure forming a nanowire based LED structure. The core- shell structure may comprise an n-type GaN nanowire core and a p-type GaN shell with an intermediate quantum well layer comprising sub-layers of AlGaN, InGaN and/or GaN. FIG. 2 illustrates nanowires grown using selective area growth using a growth mask, however not limited to this.
Fig. 3 schematically illustrates one embodiment of the invention comprising a buffer layer 4 with one or more sub-layers 4a, 4b, 4c. The buffer layer 4 or said one or more sub-layers 4a, 4b, 4c may comprise semiconductor materials, metal/ metal alloys and/or insulators in different layers. Non-epitaxial materials with
orientational properties that improve thermal properties of the device, can withstand the growth temperatures are preferred, exemplified, but not limited to A1N, TiN, graphene, and other polycrystalline or partly amorphous carbon films.
In one embodiment of the invention the buffer layer or each of the sub-layers has a homogeneous composition throughout its thickness. At least the composition is not intentionally varied.
Different materials can be combined to obtain desired optical and/ or electrical properties. For example one or more reflector layers may be included in the sublayer stack of the buffer layer 4. The electrical conductivity in vertical and lateral direction can also be tailored, for example in order to have a high conductivity in the lateral direction to provide a current spreading layer connecting the nanowires of the structure. The nanowire structures are electrically connected by a common lateral contact formed by the buffer layer 4 or at least one of said one or more sub-layers 4a, 4b, 4c.
There are several deposition methods available that may be used for formation of the buffer layer 4 or the sub-layers 4a, 4b, 4c when low defect densities and high crystal perfection are not needed. Different deposition methods may be used for different sub-layers.
Buffer layers deposited by atomic layer deposition (ALD) have excellent orientation properties.
Plasma- enhanced chemical vapor deposition (PECVD), low pressure chemical vapor deposition (LPCVD) and atmospheric pressure chemical vapor deposition (APCVD) can be used. For example, oriented A1N can been grown with LPCVD and APCVD, graphene, and other polycrystalline or partly amorphous carbon films can also be deposited by utilizing LPCVD or RF-CVD. Generally PECVD has inferior orientation capacity as compared with the other two.
Physical vapor deposition techniques based on sputtering or evaporation can also be used, however sputtering is usually not feasible for oriented deposition. Vacuum evaporation methods are often preferred for oriented deposition of metals or metal alloys. A good example is aluminum layers that easily are
grown/ evaporated with uniform (1 1 1) orientation perpendicular to the substrate although it usually is polycrystalline with high variation of grain size. However, the low melting point at 660 deg C limits the used of aluminum.
Lattice mismatched layers can also be grown with epitaxial methods. Epitaxy methods such as metal organic chemical vapor deposition (MOCVD) or hydride vapour phase epitaxy (HVPE) are usually used to fabricate crystals and crystal interfaces of very high perfection. However, when used for growth on lattice mismatched substrates, the dislocation densities of the layers are high. The buffer layer 4 or one or more of the sub-layers 4a, 4b, 4c can have a defect or dislocation density higher than lO10/cm2 and still be used for commercial devices.
Layer quality can be increased to a certain extent by growing thick strain accommodating buffer layers, often at low temperature. Without the constraint of crystal perfection thick strain accommodating buffer layers are made redundant. Oxidation of oriented buffer layers can preserve the orientation of the original substrate. An illustrating example is evaporated aluminum that can be oxidized to AI2O3 with preserved orientation. However, deposition of a buffer layer can also alter the orientation.
A method for forming a structure comprising a multitude of nanowire structures oriented in the same direction, wherein the method comprises the steps of:
- providing a bulk layer 3;
- depositing a buffer layer 4 with a thickness of less than 2μπι on the bulk layer 3; and
- growing one or more nanowires 2 on the buffer layer 4.
The method of the invention enables the fabrication of both Bragg reflectors and normal reflector layers. Bragg re lectors made by deposition, i.e. not epitaxy, are easier and cheaper to fabricate than epitaxial Bragg reflectors. This method is therefore suitable for fabrication of multi colored devices, using multiple, stacked Bragg reflectors, formed by a plurality of sub-layer, each Bragg reflector reflecting a separate light emitting wavelength , used in conjunction with colored light emitting sources on top of the substrate. However, each Bragg reflector, adds approximately 0.5 μηι to the thickness of the buffer layer, making the buffer layer thicker than in single colored devices.
The deposition methods are exemplified above. In principle there are two types of deposition in accordance with the invention: (i) preservation of orientation of bulk layer; and (ii) creation of an oriented buffer layer for growth of nanowires with predetermined crystal orientation on bulk layers, i.e. commonly denoted substrates, without preferential orientation or with different orientation.
In the first type (i) semiconductor nanowires are commonly grown in the (1 1 1) (cubic zinc blende) or (0001) (hexagonal wurtzite) direction. For oriented growth of nanowire arrays a (1 1 1) or (0001) substrate is usually used, so that the nanowires will be oriented perpendicularly to the substrate surface. Controlled deposition of materials on crystalline substrates with respect to orientation will facilitate preserving the orientation, which facilitates orientated growth on multi-layered structures.
In the second type (ii) , for some materials and deposition methods, such as A1N fabricated with LPCVD or APCVD, or vacuum evaporated Al, the material layers themselves tend to align in a predominant (1 1 1) direction. This is also true for TiN, where many large area deposition methods are available. The use of such materials increases the freedom of choice for the underlying layers as the directional information can be introduced in the last layers, which is designated for nanowire nucleation
Although nanowires may be nucleated on a variety of materials, homogeneous nucleation is greatly facilitated by growing them on similar material substrates. For nitride based structures, such as GaN nanowires, optimal substrate surfaces for growth are nitride based semiconductors such as GaN, InN or AIN and combinations thereof. AIN, but also TiN , also allows adjacent sub-layers of SiO, TiO or SiN.
Preferential termination layers AIN or a sequence of GaN and AIN can easily be grown with ALD, CVD and MOCVD methods. In this case the AIN or TiN can be used to enhance directional information while addition of Ga into the terminating surface layer will enhance nucleation homogeneity.
By depositing a layer of grapheme, polycrystalline carbon or partly amorphous carbon, using for example LPCVD, for growing nanowires a growth direction perpendicular to the substrate can be obtained. The reason for this is the
crystallographic properties of high temperature resistant carbon films i.e., providing grains of diamond-like or graphene like material. A special nucleation step and nucleation temperature is often required in order to initiate growth of ionic material such as GaN on materials uch as Si or C. However, the nucleation step will often lessen the directional constraint to the growth conditions and should usually be kept short. The grain structure may help to relax lattice strain between the nanowire and the film although a "too random" grain structure will limit directional properties and temperature resistance of the film. Further advantages of using carbon films in the buffer layer or in one or more sub-layers of the buffer layer are their excellent heat conducting properties as well as their inherent transparency.
WO 2008/085129 relates to nitride nanowires and method of producing such. The methods of that application can be implemented for growth on buffer layers in accordance with the present invention. In particular, nitride based semiconductor nanowires can be accomplished on a buffer layer in accordance with the invention by a selective area growth technique wherein the nitrogen source flow rate is substantially constant during nanowire formation. By altering the III/V-ratio during growth a shell layer that at least partly encloses the nanowire can be obtained. Thanks to the invention it is possible to use the method of WO 2008/085129 to grow lianowires on cheaper substrates, such as Si substrates, and with buffer layers that are not single crystalline or with extremely low levels of defects.
FIG. 4 shows a nanowire array of GaN nanowires formed on a low quality buffer layer on a Si substrate in accordance with the invention.
FIG. 5 shows a low quality buffer layer in accordance with the invention.
In one embodiment of the invention a selective area growth technique utilizing holes in a mask layer arranged on the buffer layer in accordance with the invention functioning as apertures for nanowire growth is used. The selection of hole diameter is important for obtaining single crystalline, dislocation free nanowires. If the hole diameter is too large the nanowires may be too wide to be able to repel dislocations, or may not be single crystalline. The critical hole diameter depends on the buffer layer quality and composition as well as the composition of the nanowire and conditions during nanowire nucleation and growth, but generally the hole diameter is preferably less than 200nm, more preferably less than 150nm. In embodiments of the invention the hole diameter is also preferably less than lOOnm, more preferably less than 50nm.
Although the fabrication method described herein preferably utilizes a nanowire core to grow semiconductor shell layers on the cores to form a core-shell nanowire based structure forming a LED, as described for example in U.S. Patent Number 7,829,443, to Seifert et al., incorporated herein by reference for the teaching of nanowire fabrication methods, it should be noted that the invention is not so limited. For example, as will be described below, in the alternative embodiments, only the core may constitute the nanostructure (e.g. nanowire) while the shell may optionally have dimensions which are larger than typical nanowire shells. Furthermore, the device can be shaped to include many facets, and the area ratio between different types of facets may be controlled. This is exemplified in FIG. 6 by the "pyramid" facets and the vertical sidewall facets. FIG. 6a shows a pillar shaped nanostructure 60 comprising a nanowire core 62 and a shell 64 , and FIG. 6b shows another variant where the shell is grown on a nanowire core 62 so as to form a pyramid 66. It should be noted that FIG. 6 is only a schematic illustration, and is not to scale, and the shell while shown as a single layer could comprises several layers. The LEDs can be fabricated so that the emission layer formed on templates with dominant pyramid facets or sidewall facets. The same is true for the contact layer, independent of the shape of the emission layer.
The use of sequential (e.g., shell) layers gives that the final individual device (e.g., a pn or pin device) may have a shape anywhere between a pyramid shape (i.e., narrower at the top or tip and wider at the base) and pillar shaped (e.g., about the same width at the tip and base) with circular or hexagonal or other polygonal cross section perpendicular to the long axis of the device. Thus, the individual devices with the completed shells may have various sizes. For example, the sizes may vary, with base widths ranging from 100 nm to several (e.g., 5) μπι, such as 100 nm to below 1 micron, and heights ranging from a few 100 nm to several (e.g., 10) μπι.
With the methods according to the invention it is possible to make large area wafers with heavily reduced bow, as compared to previous buffer layers for nanowires. The bow is herein expressed as curvature, with measured wafer curvature less than 50 km 1, preferably less than 40 km 1 , in some embodiments the curvature is less than 30 km 1 preferably less than 20 km 1. Curvature as used herein is defined in an article by E. armour et al,"LED growth compatibility between s", 4" and 6" sapphire" in "Semiconductor TODAY Compounds & advanced Silicon", Vol. 4, Issue 3, April/May 2009, p 82-86, the article being incorporated herein in its entirety by reference (see Figure 4 therein) .
Thus, Bow (B) and Curvature (K) are related as follows:
K = 1/R
B = K * D2/8 wherein
R is the radius of the curvature of the wafer, and
D is the diameter of the substrate (e.g. 2, 4 or 6 inches)
While the invention has been described in connection with what is presently considered to be the most practical and preferred embodiments, it is to be understood that the invention is not to be limited to the disclosed embodiments, on the contrary, it is intended to cover various modifications and equivalent
arrangements within the scope of the appended claims.

Claims

1. A substrate (1) with a bulk layer (3) and a buffer layer (4) arranged on the bulk layer (3) for growth of a multitude of nanowires (2) oriented in one and the same direction on a surface (5) of the buffer layer (4), wherein the buffer layer (4) has a thickness of less than 2μηι.
2. The substrate (1) of claim 1 , wherein the buffer layer (4) has a thickness of 0.2- 2μηι.
3. The substrate ( 1) of claim 1 or 2, wherein the buffer layer (4) comprises a plurality of sub-layers (4a, 4b, 4c).
4. The substrate ( 1) of any of claims 1-3, wherein the buffer layer (4) or one or more of the sub-layers (4a, 4b, 4c) are made of a semiconductor material.
5. The substrate ( 1) of claim 4, wherein the buffer layer (4) or one or more of the sub-layers (4a, 4b, 4c) comprise a nitride-based III-V semiconductor material.
6. The substrate (1) of any of the preceding claims, wherein the buffer layer (4) or one or more of the sub-layers (4a, 4b, 4c) are made of a metal or metal alloy.
7. The substrate (1) of any of the preceding claims, wherein the buffer layer (4) or one or more of the sub-layers (4a, 4b, 4c) are made of an insulator.
8. The substrate (1) of any of the preceding claims, wherein the buffer layer (4) or one or more of the sub-layers (4a, 4b, 4c) are made of graphene.
9. The substrate ( 1) of any of the preceding claims, wherein the buffer layer (4) or one or more of the sub-layers (4a, 4b, 4c) are made of TiN.
10. The substrate (1) of any of the preceding claims, wherein the buffer layer (4) and one or more of the sub-layers each are deposited using a deposition technique selected from the group of: LPCVD, APCVD, PECVD, ALD, PVD, MOVPE, or HVPE.
1 1. The substrate ( 1) of any of the preceding claims, wherein the buffer layer (4) or one or more of the sub-layers (4a, 4b, 4c) function as a reflector for radiated light.
12. The substrate (1) of any of the preceding claims, wherein the buffer layer (4) or one or more of the sub-layers (4a, 4b, 4c) has a defect or dislocation density higher than 10 10/cm2.
13. The substrate ( 1) of any of the preceding claims, wherein the buffer layer (4) or one or more of the sub-layers (4a, 4b, 4c) is epitaxially grown but has a defect or dislocation density higher than 10 10/cm2.
14. The substrate ( 1) of any of the preceding claims, wherein the bulk layer (3) is Si (100) .
15. The substrate ( 1) of any of claims 1- 13, wherein the bulk layer (3) is Si( l l l).
16. The substrate ( 1) of any of claims 1- 15, wherein the buffer layer (4) or the at least the outermost sub-layer (4c) has a different orientation than the bulk layer (3)
17. The substrate ( 1) of any of claims 1- 15, wherein the buffer layer (4) or the sub-layers preserves the orientation of the bulk layer (3).
18. The substrate ( 1) of any of claims 1- 15, wherein the buffer layer (4) or at least one of the sub-layers is polycrystalline.
19. The substrate ( 1) of any of claims 1- 18, wherein the substrate comprises multiple, stacked Bragg reflectors, formed by a plurality of sub-layer, each Bragg reflector reflecting a separate light emitting wavelength.
20. The substrate (1) of any of claims 1- 19, which exhibts a wafer curvature less than 50 km 1, preferably less than 40 km 1 .
21. , The substrate ( 1) of any of claims 1- 197, which exhibts a wafer curvature less than 30 km 1 , preferably less than 20 km 1.
22. A structure comprising a substrate in accordance with any of the preceding claims and one or more nanostructures (2) grown on the surface (5) of the buffer layer (4).
23. The structure of claim 22, wherein the nanostructures (2) comprise GaN.
24. The structure of claim 22 or 23, wherein the structure comprises a plurality of nanostructures ( 1) that are electrically connected by a common lateral contact formed by said buffer layer (4) or at least one of said one or more sub-layers (4a, 4b, 4c).
25. A nanowire LED structure comprising the structure of any of claims 22-24, wherein each nanostructure (2) in use contributes to the formation of an active region for generation of light.
26. The nanowire LED structure of claim 25, wherein each nanostructure comprises a nanowire core and a shell, wherein only the core constitute a nanostructure, such as a nanowire on which a shell is provided, while the shell has dimensions which are larger than typical nanowire shells.
27. The nanowire LED structure of claim 26, wherein the nanostructures comprise a plurality of facets.
28. The nanowire LED structure of claim 27, wherein the shells exhibit pyramid facets and/ or vertical side wall facets.
29. The nanowire LED structure of any of claims 26-28, wherein each individual device has a shape selected from shapes ranging from a pyramid shape, which is narrower at the top or tip and wider at the base, and pillar shaped, which is about the same width at the tip and base.
30 The nanowire LED structure of any of claims 26-29, wherein each individual device has a circular or hexagonal or other polygonal cross section perpendicular to the long axis of the device.
31. The nanowire LED structure of any of claims 26-30, wherein the base widths of each individual device range from 100 nm up to 5 μτ , preferably 100 nm to below 1 micron, and the heights range from a few 100 nm up to 10 μπι.
32. A method (1) for forming a structure comprising a multitude of nanowires oriented in the same direction, wherein the method comprises the steps of:
- providing a bulk layer (3) ;
- depositing a buffer layer (4) with a thickness of less than 2μηι on the bulk layer (3); and
- growing one or more nanowire (2) on the buffer layer (4).
33. The method of claim 32, wherein the buffer layer is grown using non-epitaxial materials.
34. The method of claim 33, wherein the non-epitaxial materials used in the growth of the buffer layer are selected among materials that can withstand the growth temperatures, preferably materials with orientational properties that improve thermal properties of the device.
35. The method of claim 34, wherein the non-epitaxial materials are selected from A1N, TiN, graphene, and other polycrystalline or partly amorphous carbon films.
36. The method of claim 32, wherein the step of depositing a buffer layer (4) comprises depositing one or more sub-layers (4a, 4b, 4c).
37. The method of claim 32 or 33, wherein the deposition of the buffer layer (4) preserves the orientation of the bulk layer (3).
38. The method of claim 32 or 33, wherein the deposition of the buffer layer (4) alters the orientation of the bulk layer (3).
39. The method of any of claims 32-38, wherein the buffer layer (4) or one or more of the sub-layers (4a, 4b, 4c) are deposited by LPCVD, APCVD or PECVD.
40. The method of any of claims 32-39, wherein the buffer layer (4) or one or more of the sub-layers (4a, 4b, 4c) are deposited by ALD.
41. The method of any of claims 32-40, wherein the buffer layer (4) or one or more of the sub-layers (4a, 4b, 4c) are deposited by PVD.
42. The method of any of claims 32-41 , wherein the buffer layer (4) or one or more of the sub-layers (4a, 4b, 4c) are grown by MOVPE or HVPE.
43. The method of any of claims 32-42, wherein holes in a mask layer arranged on the buffer layer in accordance with the invention functioning as apertures for nanowire growth is used, and the hole diameter is less than 200nm.
44. The method of any of claims 33-43 , wherein the materials deposited for the buffer layer and the sub-layers are selected from the group consisting of a semiconductor material, e.g. a nitride-based III-V semiconductor, a metal or metal alloy, an insulator and graphene.
45. A method of making a nanowire based LED array, comprising providing a substrate as claimed in claim 1 ,
growing nanowires forming cores for light emitting diodes;
growing shells on said nanowires; wherein
the shapes and sizes of the shells are controlled so as to form shapes ranging from a pyramid shape, which is narrower at the top or tip and wider at the base, to pillar shaped, which is about the same width at the tip and base.
PCT/SE2011/050845 2010-06-24 2011-06-27 Substrate with buffer layer for oriented nanowire growth WO2011162715A1 (en)

Priority Applications (8)

Application Number Priority Date Filing Date Title
CA2802500A CA2802500A1 (en) 2010-06-24 2011-06-27 Substrate with buffer layer for oriented nanowire growth
KR1020127034303A KR20130138657A (en) 2010-06-24 2011-06-27 Substrate with buffer layer for oriented nanowire growth
EP11798484.9A EP2586062A4 (en) 2010-06-24 2011-06-27 Substrate with buffer layer for oriented nanowire growth
JP2013516546A JP5981426B2 (en) 2010-06-24 2011-06-27 Substrate having a buffer layer for oriented nanowire growth
US13/805,273 US9947829B2 (en) 2010-06-24 2011-06-27 Substrate with buffer layer for oriented nanowire growth
CN2011800310888A CN103098216A (en) 2010-06-24 2011-06-27 Substrate with buffer layer for oriented nanowire growth
SG2012091344A SG186312A1 (en) 2010-06-24 2011-06-27 Substrate with buffer layer for oriented nanowire growth
AU2011269874A AU2011269874B2 (en) 2010-06-24 2011-06-27 Substrate with buffer layer for oriented nanowire growth

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
SE1050700 2010-06-24
SE1050700-2 2010-06-24

Publications (2)

Publication Number Publication Date
WO2011162715A1 true WO2011162715A1 (en) 2011-12-29
WO2011162715A9 WO2011162715A9 (en) 2012-11-22

Family

ID=45371681

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/SE2011/050845 WO2011162715A1 (en) 2010-06-24 2011-06-27 Substrate with buffer layer for oriented nanowire growth

Country Status (9)

Country Link
US (1) US9947829B2 (en)
EP (1) EP2586062A4 (en)
JP (1) JP5981426B2 (en)
KR (1) KR20130138657A (en)
CN (1) CN103098216A (en)
AU (1) AU2011269874B2 (en)
CA (1) CA2802500A1 (en)
SG (1) SG186312A1 (en)
WO (1) WO2011162715A1 (en)

Cited By (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103374751A (en) * 2012-04-25 2013-10-30 清华大学 Preparation method of extensional structural body with micro-structure
US20140120637A1 (en) * 2012-10-26 2014-05-01 Commissariat A L'energie Atomique Et Aux Energies Alternatives Process for Growing at Least One Nanowire Using a Transition Metal Nitride Layer Obtained in Two Steps
WO2014064264A2 (en) 2012-10-26 2014-05-01 Commissariat A L'energie Atomique Et Aux Energies Alternatives Electronic device comprising nanowire(s), provided with a transition metal buffer layer, method for growing at least one nanowire and method for producing a device
WO2014056762A3 (en) * 2012-10-09 2014-06-19 Osram Opto Semiconductors Gmbh Method for producing an optoelectronic semiconductor component and optoelectronic semiconductor component
WO2014198370A1 (en) * 2013-06-11 2014-12-18 Forschungsverbund Berlin E.V. Semiconductor device having nano columns of group iii-nitride material and method for producing such a semiconductor device
WO2014202722A1 (en) * 2013-06-21 2014-12-24 Commissariat à l'énergie atomique et aux énergies alternatives Method for manufacturing a semiconductor structure and semiconductor component comprising such a semiconductor structure
US8999737B2 (en) 2013-08-27 2015-04-07 Glo Ab Method of making molded LED package
US9142745B2 (en) 2013-08-27 2015-09-22 Glo Ab Packaged LED device with castellations
FR3020177A1 (en) * 2014-04-22 2015-10-23 Commissariat Energie Atomique OPTOELECTRONIC DEVICE WITH ENHANCED LUMINOUS EXTRACTION YIELD
US9178106B2 (en) 2012-10-26 2015-11-03 Glo Ab Nanowire sized opto-electronic structure and method for modifying selected portions of same
US9231161B2 (en) 2012-10-26 2016-01-05 Glo Ab Nanowire LED structure and method for manufacturing the same
US9257616B2 (en) 2013-08-27 2016-02-09 Glo Ab Molded LED package and method of making same
WO2016087634A1 (en) 2014-12-05 2016-06-09 Commissariat A L'energie Atomique Et Aux Energies Alternatives Electronic device with a wire element extending from an electroconductive layer comprising zirconium carbide or hafnium carbide
US9640723B2 (en) 2013-06-18 2017-05-02 Glo Ab Insulating layer for planarization and definition of the active region of a nanowire device
WO2018002497A1 (en) 2016-06-28 2018-01-04 Commissariat à l'énergie atomique et aux énergies alternatives Nucleation structure suitable for epitaxial growth of three-dimensional semiconductor elements
US9972750B2 (en) 2013-12-13 2018-05-15 Glo Ab Use of dielectric film to reduce resistivity of transparent conductive oxide in nanowire LEDs
WO2020111425A1 (en) * 2018-11-27 2020-06-04 삼성디스플레이 주식회사 Light-emitting element, manufacturing method therefor, and display device having light-emitting element
WO2021013642A1 (en) * 2019-07-19 2021-01-28 The University Of Sheffield Led arrays
US11515688B2 (en) 2017-02-03 2022-11-29 Norwegian University Of Science And Technology Lasers or LEDs based on nanowires grown on graphene type substrates
CN115842077A (en) * 2023-02-10 2023-03-24 江西兆驰半导体有限公司 Light emitting diode epitaxial wafer, preparation method thereof and light emitting diode
US11984539B2 (en) 2018-11-27 2024-05-14 Samsung Display Co., Ltd. Light-emitting element, manufacturing method therefor, and display device having light-emitting element

Families Citing this family (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB201021112D0 (en) 2010-12-13 2011-01-26 Ntnu Technology Transfer As Nanowires
US9202945B2 (en) * 2011-12-23 2015-12-01 Nokia Technologies Oy Graphene-based MIM diode and associated methods
GB201200355D0 (en) * 2012-01-10 2012-02-22 Norwegian Univ Sci & Tech Ntnu Nanowires
GB201211038D0 (en) 2012-06-21 2012-08-01 Norwegian Univ Sci & Tech Ntnu Solar cells
JP6293157B2 (en) 2012-10-26 2018-03-14 グロ アーベーＧｌｏ Ａｂ Nanowire-sized photoelectric structure and method for modifying selected portions thereof
KR101603207B1 (en) * 2013-01-29 2016-03-14 삼성전자주식회사 Manufacturing methdo of nano sturucture semiconductor light emitting device
GB201311101D0 (en) 2013-06-21 2013-08-07 Norwegian Univ Sci & Tech Ntnu Semiconducting Films
TWI621278B (en) 2013-12-17 2018-04-11 瑞典商Ｇｌｏ公司 Iii-nitride nanowire led with strain modified surface active region and method of making thereof
KR102285786B1 (en) 2014-01-20 2021-08-04 삼성전자 주식회사 Semiconductor light-emitting device
KR102198694B1 (en) 2014-07-11 2021-01-06 삼성전자주식회사 Semiconductor light emitting device and manufacturing method of the same
KR102188494B1 (en) * 2014-07-21 2020-12-09 삼성전자주식회사 Semiconductor light emitting device, manufacturing method of the semiconductor light emitting device and manufacturing method of semiconductor light emitting device package
US9882086B2 (en) 2014-08-12 2018-01-30 Glo Ab III-nitride nanowire LED with strain modified surface active region and method of making thereof
KR102164796B1 (en) * 2014-08-28 2020-10-14 삼성전자주식회사 Nano-sturucture semiconductor light emitting device
KR102337405B1 (en) 2014-09-05 2021-12-13 삼성전자주식회사 Nano-sturucture semiconductor light emitting device
KR102266615B1 (en) 2014-11-17 2021-06-21 삼성전자주식회사 Semiconductor device having field effect transistors and methods of forming the same
KR102237149B1 (en) * 2014-11-18 2021-04-07 엘지이노텍 주식회사 Light emitting device and lighting system
BR112018000603A2 (en) * 2015-07-13 2018-09-11 Crayonano As photodetectors and diodes emitting light in the form of nanowires / nanopiramids
AU2016292850B2 (en) 2015-07-13 2019-05-16 Crayonano As Nanowires or nanopyramids grown on graphitic substrate
CA2993884A1 (en) * 2015-07-31 2017-02-09 Crayonano As Process for growing nanowires or nanopyramids on graphitic substrates
EP3144957A1 (en) * 2015-09-15 2017-03-22 Technische Universität München A method for fabricating a nanostructure
US11322652B2 (en) * 2015-12-14 2022-05-03 Ostendo Technologies, Inc. Methods for producing composite GaN nanocolumns and light emitting structures made from the methods
US10480719B2 (en) * 2016-08-16 2019-11-19 King Abdullah University Of Science And Technology Ultrabroad linewidth orange-emitting nanowires LED for high CRI laser-based white lighting and gigahertz communications
GB201705755D0 (en) 2017-04-10 2017-05-24 Norwegian Univ Of Science And Tech (Ntnu) Nanostructure
US10418499B2 (en) 2017-06-01 2019-09-17 Glo Ab Self-aligned nanowire-based light emitting diode subpixels for a direct view display and method of making thereof
WO2019055271A1 (en) 2017-09-15 2019-03-21 Glo Ab Etendue enhancement for light emitting diode subpixels
US11637219B2 (en) 2019-04-12 2023-04-25 Google Llc Monolithic integration of different light emitting structures on a same substrate
FR3096834B1 (en) * 2019-05-28 2022-11-25 Aledia OPTOELECTRONIC DEVICE COMPRISING A LIGHT EMITTING DIODE HAVING A LEAKAGE CURRENT LIMITING LAYER
CN110190162A (en) * 2019-06-04 2019-08-30 深圳扑浪创新科技有限公司 A kind of epitaxial structure of LED chip and preparation method thereof
CN110676283B (en) * 2019-10-16 2022-03-25 福州大学 Nanowire-based mu LED display design method
KR102221285B1 (en) * 2019-12-09 2021-03-03 한양대학교 산학협력단 Method for growing titanium dioxide nanorod
JPWO2022220124A1 (en) * 2021-04-16 2022-10-20

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070257264A1 (en) * 2005-11-10 2007-11-08 Hersee Stephen D CATALYST-FREE GROWTH OF GaN NANOSCALE NEEDLES AND APPLICATION IN InGaN/GaN VISIBLE LEDS
US20080036038A1 (en) * 2006-03-10 2008-02-14 Hersee Stephen D PULSED GROWTH OF CATALYST-FREE GROWITH OF GaN NANOWIRES AND APPLICATION IN GROUP III NITRIDE SEMICONDUCTOR BULK MATERIAL
US20080191191A1 (en) * 2005-06-27 2008-08-14 Seoul Opto Device Co., Ltd. Light Emitting Diode of a Nanorod Array Structure Having a Nitride-Based Multi Quantum Well
WO2009096932A1 (en) * 2008-01-28 2009-08-06 Amit Goyal [100] or [110] aligned, semiconductor-based, large-area, flexible, electronic devices

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6046465A (en) * 1998-04-17 2000-04-04 Hewlett-Packard Company Buried reflectors for light emitters in epitaxial material and method for producing same
JP4613373B2 (en) * 1999-07-19 2011-01-19 ソニー株式会社 Method for forming group III nitride compound semiconductor thin film and method for manufacturing semiconductor element
US6599564B1 (en) * 2000-08-09 2003-07-29 The Board Of Trustees Of The University Of Illinois Substrate independent distributed bragg reflector and formation method
US6649287B2 (en) 2000-12-14 2003-11-18 Nitronex Corporation Gallium nitride materials and methods
US6523188B1 (en) 2002-01-14 2003-02-25 Kiefer Pool Equipment Co. Top for starting platform for swimming pool
US7335908B2 (en) 2002-07-08 2008-02-26 Qunano Ab Nanostructures and methods for manufacturing the same
US6818061B2 (en) 2003-04-10 2004-11-16 Honeywell International, Inc. Method for growing single crystal GaN on silicon
JP3821232B2 (en) 2003-04-15 2006-09-13 日立電線株式会社 Porous substrate for epitaxial growth, method for producing the same, and method for producing group III nitride semiconductor substrate
JP2006237556A (en) * 2005-01-31 2006-09-07 Kanagawa Acad Of Sci & Technol GaN FILM GENERATING METHOD, SEMICONDUCTOR ELEMENT, THIN FILM GENERATING METHOD OF GROUP III NITRIDE, AND SEMICONDUCTOR ELEMENT HAVING THIN FILM OF GROUP III NITRIDE
US7365374B2 (en) 2005-05-03 2008-04-29 Nitronex Corporation Gallium nitride material structures including substrates and methods associated with the same
KR100753152B1 (en) * 2005-08-12 2007-08-30 삼성전자주식회사 Nitride-based Light Emitting Device and Method of Fabricating the Same
WO2007049939A1 (en) * 2005-10-29 2007-05-03 Samsung Electronics Co., Ltd. Semiconductor device and method of fabricating the same
TWI408264B (en) * 2005-12-15 2013-09-11 Saint Gobain Cristaux & Detecteurs New process for growth of low dislocation density gan
SG10201405004WA (en) * 2006-02-23 2014-10-30 Azzurro Semiconductors Ag Nitride semiconductor component and process for its production
WO2007102781A1 (en) 2006-03-08 2007-09-13 Qunano Ab Method for metal-free synthesis of epitaxial semiconductor nanowires on si
AU2008203934C1 (en) * 2007-01-12 2014-03-13 Qunano Ab Nitride nanowires and method of producing such
GB0702560D0 (en) 2007-02-09 2007-03-21 Univ Bath Production of Semiconductor devices
KR101515100B1 (en) * 2008-10-21 2015-04-24 삼성전자주식회사 Light emitting diode and method for manufacturing the same
US8097999B2 (en) * 2009-04-27 2012-01-17 University Of Seoul Industry Cooperation Foundation Piezoelectric actuator

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080191191A1 (en) * 2005-06-27 2008-08-14 Seoul Opto Device Co., Ltd. Light Emitting Diode of a Nanorod Array Structure Having a Nitride-Based Multi Quantum Well
US20070257264A1 (en) * 2005-11-10 2007-11-08 Hersee Stephen D CATALYST-FREE GROWTH OF GaN NANOSCALE NEEDLES AND APPLICATION IN InGaN/GaN VISIBLE LEDS
US20080036038A1 (en) * 2006-03-10 2008-02-14 Hersee Stephen D PULSED GROWTH OF CATALYST-FREE GROWITH OF GaN NANOWIRES AND APPLICATION IN GROUP III NITRIDE SEMICONDUCTOR BULK MATERIAL
WO2009096932A1 (en) * 2008-01-28 2009-08-06 Amit Goyal [100] or [110] aligned, semiconductor-based, large-area, flexible, electronic devices

Non-Patent Citations (6)

* Cited by examiner, † Cited by third party
Title
HEON-JIN CHOI ET AL.: "The role of GaN/AlN double buffer layer in the crystal growth and photoluminescence of GaN nanowires", CHEMICAL PHYSICS LETTERS, vol. 413, 2005, pages 479 - 483, XP027647573 *
O. LANDRE ET AL.: "Growth mechanism of catalyst-free [0001 ] GaN and AlN nanowires on Si by olecular beam epitaxy", PHYS. STATUS SOLIDI C, vol. 7, no. 7-8, 30 April 2010 (2010-04-30), pages 2246 - 2248, XP055070068 *
See also references of EP2586062A4 *
W.I. LEE: "Wide bandwidth AlAs/AlGaAs tandem Bragg reflectors grown by organometallic vapor phase epitaxy", APPL. PHYS. LETT., vol. 67, no. 25, 18 December 1995 (1995-12-18), pages 3753 - 3755, XP012014293 *
WON MOOK CHOI ET AL.: "Selective growth of ZnO nanorods on SiO2/Si substrates using a graphene buffer layer", NANO RES, vol. 4, no. 5, May 2011 (2011-05-01), pages 440 - 447, XP055070072 *
YAN-RU LIN ET AL.: "Buffer-Facilitated Epitaxial Growth of ZnO Nanowire", CRYSTAL GROWTH & DESIGN, vol. 5, no. 2, 2005, pages 579 - 583, XP055119118 *

Cited By (47)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103374751B (en) * 2012-04-25 2016-06-15 清华大学 The preparation method with the epitaxial structure of micro-structure
CN103374751A (en) * 2012-04-25 2013-10-30 清华大学 Preparation method of extensional structural body with micro-structure
WO2014056762A3 (en) * 2012-10-09 2014-06-19 Osram Opto Semiconductors Gmbh Method for producing an optoelectronic semiconductor component and optoelectronic semiconductor component
US9691815B2 (en) 2012-10-09 2017-06-27 Osram Opto Semiconductors Gmbh Method for producing an optoelectronic semiconductor component, and optoelectronic semiconductor component
EP3719849A2 (en) 2012-10-26 2020-10-07 Commissariat à l'Energie Atomique et aux Energies Alternatives Method for growth of at least one nanowire from a layer of a transition metal nitride obtained in two steps
US9178106B2 (en) 2012-10-26 2015-11-03 Glo Ab Nanowire sized opto-electronic structure and method for modifying selected portions of same
US20140120637A1 (en) * 2012-10-26 2014-05-01 Commissariat A L'energie Atomique Et Aux Energies Alternatives Process for Growing at Least One Nanowire Using a Transition Metal Nitride Layer Obtained in Two Steps
US9679966B2 (en) 2012-10-26 2017-06-13 Commissariat A L'energie Atomique Et Aux Energies Alternatives Electronic device containing nanowire(s), equipped with a transition metal buffer layer, process for growing at least one nanowire, and process for manufacturing a device
EP4120358A2 (en) 2012-10-26 2023-01-18 Commissariat à l'Energie Atomique et aux Energies Alternatives Electronic device with nanowire(s) provided with a buffer layer in a transition metal, method for growth of at least one nanowire, and method for manufacturing a device
KR20150082341A (en) * 2012-10-26 2015-07-15 꼼미사리아 아 레네르지 아토미끄 에뜨 옥스 에너지스 앨터네이티브즈 Method for growing at least one nanowire from a layer of a transition nitride metal, said layer being obtained in two steps
CN104871317A (en) * 2012-10-26 2015-08-26 原子能及能源替代委员会 Method for growing at least one nanowire from a layer of a transition nitride metal, said layer being obtained in two steps
WO2014064263A2 (en) 2012-10-26 2014-05-01 Commissariat A L'energie Atomique Et Aux Energies Alternatives Method for growing at least one nanowire from a layer of a transition nitride metal, said layer being obtained in two steps
US20150279672A1 (en) * 2012-10-26 2015-10-01 Aledia Process for growing at least one nanowire using a transition metal nitride layer obtained in two steps
EP3719849A3 (en) * 2012-10-26 2021-02-24 Commissariat à l'Energie Atomique et aux Energies Alternatives Method for growth of at least one nanowire from a layer of a transition metal nitride obtained in two steps
EP3739634A1 (en) 2012-10-26 2020-11-18 Commissariat à l'Energie Atomique et aux Energies Alternatives Method for growth of at least one nanowire from a layer of neodymium nitride obtained in two steps
US9991342B2 (en) 2012-10-26 2018-06-05 Commissariat A L'energie Atomique Et Aux Energies Alternatives Electronic device containing nanowire(s), equipped with a transition metal buffer layer, process for growing at least one nanowire, and process for manufacturing a device
JP2015532261A (en) * 2012-10-26 2015-11-09 コミッサリア ア レネルジー アトミーク エ オ エナジーズ アルタナティブス Method of growing at least one nanowire using a transition metal nitride layer obtained in two steps
US9231161B2 (en) 2012-10-26 2016-01-05 Glo Ab Nanowire LED structure and method for manufacturing the same
US9698011B2 (en) 2012-10-26 2017-07-04 Commissariat A L'energie Atomique Et Aux Energies Alternatives Process for growing at least one nanowire using a transition metal nitride layer obtained in two steps
KR102134495B1 (en) * 2012-10-26 2020-07-15 꼼미사리아 아 레네르지 아토미끄 에뜨 옥스 에너지스 앨터네이티브즈 Method for growing at least one nanowire from a layer of a transition nitride metal, said layer being obtained in two steps
US10636653B2 (en) 2012-10-26 2020-04-28 Commissariat A L'energie Atomique Et Aux Energies Alternatives Process for growing at least one nanowire using a transition metal nitride layer obtained in two steps
WO2014064264A2 (en) 2012-10-26 2014-05-01 Commissariat A L'energie Atomique Et Aux Energies Alternatives Electronic device comprising nanowire(s), provided with a transition metal buffer layer, method for growing at least one nanowire and method for producing a device
WO2014198370A1 (en) * 2013-06-11 2014-12-18 Forschungsverbund Berlin E.V. Semiconductor device having nano columns of group iii-nitride material and method for producing such a semiconductor device
US9640723B2 (en) 2013-06-18 2017-05-02 Glo Ab Insulating layer for planarization and definition of the active region of a nanowire device
US9559256B2 (en) 2013-06-21 2017-01-31 Commissariat à l'énergie atomique et aux énergies alternatives Method for manufacturing a semiconductor structure and semiconductor component comprising such a semiconductor structure
FR3007574A1 (en) * 2013-06-21 2014-12-26 Commissariat Energie Atomique METHOD FOR MANUFACTURING SEMICONDUCTOR STRUCTURE AND SEMICONDUCTOR COMPONENT HAVING SUCH SEMICONDUCTOR STRUCTURE
WO2014202722A1 (en) * 2013-06-21 2014-12-24 Commissariat à l'énergie atomique et aux énergies alternatives Method for manufacturing a semiconductor structure and semiconductor component comprising such a semiconductor structure
US9142745B2 (en) 2013-08-27 2015-09-22 Glo Ab Packaged LED device with castellations
US9257616B2 (en) 2013-08-27 2016-02-09 Glo Ab Molded LED package and method of making same
US8999737B2 (en) 2013-08-27 2015-04-07 Glo Ab Method of making molded LED package
US9972750B2 (en) 2013-12-13 2018-05-15 Glo Ab Use of dielectric film to reduce resistivity of transparent conductive oxide in nanowire LEDs
KR20160146880A (en) * 2014-04-22 2016-12-21 꼼미사리아 아 레네르지 아토미끄 에뜨 옥스 에너지스 앨터네이티브즈 Optoelectronic device with improved light extraction efficiency
US9793431B2 (en) 2014-04-22 2017-10-17 Commissariat A L'energie Atomique Et Aux Energies Alternatives Optoelectronic device with improved light extraction efficiency
KR102344600B1 (en) 2014-04-22 2021-12-28 꼼미사리아 아 레네르지 아토미끄 에뜨 옥스 에너지스 앨터네이티브즈 Optoelectronic device with improved light extraction efficiency
FR3020177A1 (en) * 2014-04-22 2015-10-23 Commissariat Energie Atomique OPTOELECTRONIC DEVICE WITH ENHANCED LUMINOUS EXTRACTION YIELD
WO2015162080A1 (en) * 2014-04-22 2015-10-29 Commissariat A L'energie Atomique Et Aux Energies Alternatives Optoelectronic device with improved light extraction efficiency
US10340138B2 (en) 2014-12-05 2019-07-02 Commissariat A L'energie Atomique Et Aux Energies Alternatives Electronic device with a wire element extending from an electroconductive layer comprising zirconium carbide or hafnium carbide
WO2016087634A1 (en) 2014-12-05 2016-06-09 Commissariat A L'energie Atomique Et Aux Energies Alternatives Electronic device with a wire element extending from an electroconductive layer comprising zirconium carbide or hafnium carbide
FR3029683A1 (en) * 2014-12-05 2016-06-10 Commissariat Energie Atomique ELECTRONIC DEVICE WITH WIRED ELEMENT EXTENDING FROM AN ELECTRICALLY CONDUCTIVE LAYER COMPRISING ZIRCONIUM CARBIDE OR HAFNIUM CARBIDE
WO2018002497A1 (en) 2016-06-28 2018-01-04 Commissariat à l'énergie atomique et aux énergies alternatives Nucleation structure suitable for epitaxial growth of three-dimensional semiconductor elements
US11515688B2 (en) 2017-02-03 2022-11-29 Norwegian University Of Science And Technology Lasers or LEDs based on nanowires grown on graphene type substrates
WO2020111425A1 (en) * 2018-11-27 2020-06-04 삼성디스플레이 주식회사 Light-emitting element, manufacturing method therefor, and display device having light-emitting element
CN113169254A (en) * 2018-11-27 2021-07-23 三星显示有限公司 Light emitting element, method of manufacturing the same, and display apparatus having the same
US11984539B2 (en) 2018-11-27 2024-05-14 Samsung Display Co., Ltd. Light-emitting element, manufacturing method therefor, and display device having light-emitting element
WO2021013642A1 (en) * 2019-07-19 2021-01-28 The University Of Sheffield Led arrays
CN115842077A (en) * 2023-02-10 2023-03-24 江西兆驰半导体有限公司 Light emitting diode epitaxial wafer, preparation method thereof and light emitting diode
CN115842077B (en) * 2023-02-10 2023-04-28 江西兆驰半导体有限公司 Light-emitting diode epitaxial wafer, preparation method thereof and light-emitting diode

Also Published As

Publication number Publication date
AU2011269874B2 (en) 2015-03-26
EP2586062A4 (en) 2015-06-03
EP2586062A1 (en) 2013-05-01
SG186312A1 (en) 2013-02-28
CA2802500A1 (en) 2011-12-29
WO2011162715A9 (en) 2012-11-22
CN103098216A (en) 2013-05-08
US9947829B2 (en) 2018-04-17
JP2013532621A (en) 2013-08-19
KR20130138657A (en) 2013-12-19
JP5981426B2 (en) 2016-08-31
US20130221322A1 (en) 2013-08-29
AU2011269874A1 (en) 2013-01-10

Similar Documents

Publication Publication Date Title
AU2011269874B2 (en) Substrate with buffer layer for oriented nanowire growth
US9793432B2 (en) Light emitting devices and methods of manufacturing the same
KR101535764B1 (en) Gallium nitride wafer substrate for solid state lighting devices, and associated systems and methods
JP5638198B2 (en) Laser diode orientation on miscut substrates
JP4591276B2 (en) Manufacturing method of semiconductor light emitting device
EP3610518B1 (en) Nanostructure
US20060223211A1 (en) Semiconductor devices based on coalesced nano-rod arrays
JPH10321911A (en) Method for manufacturing epitaxial layer of compound semiconductor on single-crystal silicon and light-emitting diode manufactured therewith
US7872268B2 (en) Substrate buffer structure for group III nitride devices
WO2006126330A1 (en) METHOD FOR GROWTH OF GaN SINGLE CRYSTAL, METHOD FOR PREPARATION OF GaN SUBSTRATE, PROCESS FOR PRODUCING GaN-BASED ELEMENT, AND GaN-BASED ELEMENT
JP2008266064A (en) Substrate for semiconductor element and its manufacturing method
US7859086B2 (en) Nitride semiconductor single crystal substrate, and methods of fabricating the same and a vertical nitride semiconductor light emitting diode using the same
KR101028585B1 (en) Hetero-substrate, ?-nitride semiconductor devices using the same and manufacturing method of thereof
KR100834698B1 (en) Method of forming gan layer and gan substrate manufactured using the same
KR20070091901A (en) Fabrication of high-quality group 3 nitride-based homoepitaxial substrate and its related light-emitting multistructures using the nanostructured layer
JP2006024903A (en) Gallium nitride based semiconductor multilayer structure
US20240113256A1 (en) Gan-on-si epiwafer comprising a strain-decoupling sub-stack

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 201180031088.8

Country of ref document: CN

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 11798484

Country of ref document: EP

Kind code of ref document: A1

ENP Entry into the national phase

Ref document number: 2802500

Country of ref document: CA

ENP Entry into the national phase

Ref document number: 2013516546

Country of ref document: JP

Kind code of ref document: A

NENP Non-entry into the national phase

Ref country code: DE

ENP Entry into the national phase

Ref document number: 20127034303

Country of ref document: KR

Kind code of ref document: A

ENP Entry into the national phase

Ref document number: 2011269874

Country of ref document: AU

Date of ref document: 20110627

Kind code of ref document: A

WWE Wipo information: entry into national phase

Ref document number: 13805273

Country of ref document: US

Ref document number: 2011798484

Country of ref document: EP