WO2011133145A1 - Communicating operating system booting information - Google Patents
Communicating operating system booting information Download PDFInfo
- Publication number
- WO2011133145A1 WO2011133145A1 PCT/US2010/031849 US2010031849W WO2011133145A1 WO 2011133145 A1 WO2011133145 A1 WO 2011133145A1 US 2010031849 W US2010031849 W US 2010031849W WO 2011133145 A1 WO2011133145 A1 WO 2011133145A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- volatile storage
- electronic device
- data
- processor
- instructions
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/44—Arrangements for executing specific programs
- G06F9/4401—Bootstrapping
Definitions
- an electronic device such as a personal computer
- it first boots an operating system.
- an electronic device may, for example, test and identify system devices. While an operating system is booting, however, the user is unable to access applications on the electronic device.
- Figure 1 is a block diagram illustrating an embodiment of a computing system.
- Figure 2 is a flow chart illustrating an embodiment of a method for communicating operating system booting information.
- Figure 3 is a block diagram illustrating another embodiment of communicating operating system booting information.
- Figure 4 is a flow chart illustrating an embodiment of a method for communicating operating system booting information.
- Figure 5 is a block diagram illustrating another embodiment of a computing system.
- Figure 6 is a block diagram illustrating an embodiment of a computing system.
- the electronic device may begin to boot an operating system.
- Data related to enabling an electronic device to be able to boot an operating system such as Basic Input/Output System (hereinafter "BIOS") data, may be stored in a non-volatile storage, for example, so that the data remains available in the storage after the electronic device is powered down and accessible the next time the electronic device is turned on.
- BIOS Basic Input/Output System
- the speed at which information related to the booting of an operating system may be accessed by an electronic device affects the speed of the booting process. For example, the booting process is slowed when an electronic device waits a longer period of time to receive information used in the booting process.
- An electronic device may, for example, access data related to the booting of an operating system through a serial communication interface connected to a nonvolatile storage.
- a serial communication interface connected to a nonvolatile storage.
- the speed of accessing information on the serial communication interface may be decreased, resulting in a slower booting process.
- Solutions for speeding up the booting process of an electronic device may involve reworking the architecture of the electronic device or altering how booting information is controlled. For example, a buffer may be added to an electronic device to buffer data related to the booting of the operating system from a non-volatile storage prior to sending it to the electronic device.
- Another approach involves shadowing booting information by sending the information from the non-volatile storage to a volatile storage accessible by the electronic device, such as a main storage, to allow the electronic device to directly access operating system booting information.
- a virtual non-volatile storage may be used to communicate operating system booting information to an electronic device.
- a non-volatile storage may be replaced with a virtual non-volatile storage, which may include a non-volatile storage, a volatile storage, and a processor.
- the processor may transfer data related to the booting of the electronic device from the non-volatile storage to the volatile storage.
- the data may be communicated from the volatile storage to the electronic device along the serial communication interface. Because information typically may be more quickly accessed from a volatile storage than a non-volatile storage, the electronic device may more quickly receive the booting information.
- the electronic device may send to the virtual non-volatile storage processor, such as via the serial communication interface, information to be saved for the next time the electronic device is booted.
- the information may include, for example, information about operating system and/or BIOS settings.
- the processor may store the information in the non-volatile storage. Writing data to a non-volatile storage may be a slower process compared to writing data to volatile storage.
- the processor first stores the received information in the volatile storage, for example, so that the information may be stored more quickly and the electronic device may continue with the booting process.
- the processor may then transfer the information from the volatile storage to the non-volatile storage at a later time, for example, when the processor is not fulfilling requests from the electronic device.
- a virtual non-volatile storage may provide advantages. For example, a virtual non-volatile storage may allow an electronic device to receive the same operating system booting information more quickly from volatile storage than from non-volatile storage, thereby speeding up the booting process. Furthermore, a virtual non-volatile storage may allow operating system data received from an electronic device to be initially stored in a volatile storage, which may allow the electronic device to more quickly continue with the booting process. A virtual non-volatile storage may free the serial communication interface in communication with the nonvolatile storage to send the information more quickly. As a result, the speed of other processes may also be increased.
- a virtual non-volatile storage may provide a black box mechanism for speeding up the electronic device's booting process.
- a virtual non-volatile storage may be packaged and marketed as a single entity, such as a computer chip, to replace a non-volatile storage.
- a virtual non-volatile storage may be easily incorporated into an existing system, in some cases without making major changes to the system architecture. For example, the manner for the electronic device to request booting information may remain the same.
- the processor in the virtual nonvolatile storage may control and manage the storage of booting information such that the electronic device is not aware of the details of how data is being transferred between and accessed from the non-volatile and volatile storage.
- FIG. 1 is a block diagram illustrating one example of a computing system 100.
- the computing system 100 may include, for example, an electronic device 102, a serial communication interface 106, and a virtual non-volatile storage 124.
- the electronic device 102 may be any suitable electronic device, such as a personal computer, server, or mobile phone.
- the electronic device 102 boots an operating system 126.
- the operating system 126 may be any suitable type of operating system.
- the serial communication interface 106 may be any suitable type of serial communication interface, such as a Serial Peripheral Interface (SPI) or an Inter- Integrated Circuit interface (I2C).
- SPI Serial Peripheral Interface
- I2C Inter- Integrated Circuit interface
- the virtual non-volatile storage 124 may communicate with the electronic device 102 via the serial communication interface 106.
- the virtual non-volatile storage 124 is included in the electronic device 102, and the virtual non-volatile storage 124 communicates with a processor or other component of the electronic device via the serial communication interface 106.
- the virtual non-volatile storage 124 may include, for example, a processor 1 10, a non-volatile storage 108, and a volatile storage 1 12.
- the virtual non-volatile storage 124 may be a computer chip.
- the non-volatile storage 108 may be any suitable type of non-volatile storage, such as flash memory or serial access programmable random access memory.
- the non-volatile storage 108 stores a small amount of information, such as 16 megabytes of data.
- the non-volatile storage may, for example, store information related to initializing or preparing the electronic device 102, such as BIOS information, prior to starting the operating system 126.
- the non-volatile storage stores both the BIOS and additional information.
- the volatile storage 1 12 may be any suitable type of volatile storage, such as random access memory (RAM). In some implementations, the volatile storage 1 12 is the same size as the non-volatile storage 108. The volatile storage 1 12 may, for example, store information received from the non-volatile storage 108 or destined for the non-volatile storage 108.
- RAM random access memory
- the processor 1 10 may be a central processing unit (CPU), a semiconductor-based microprocessor, or any other hardware device suitable for retrieval and execution of instructions stored in the machine-readable storage medium 1 14.
- the processor 1 10 may fetch, decode, and execute instructions.
- the processor 1 10 is a processing unit associated with a computer chip, such as a microcontroller.
- the processor 1 10 controls the volatile storage 1 12 and the non-volatile storage 108.
- the electronic device 102 does not directly access the non-volatile storage 108 and the volatile storage 1 12 without the assistance of the processor 1 10.
- the processor may include machine-readable storage medium 1 14.
- the machine-readable storage medium 1 14 may be any electronic, magnetic, optical, or other physical storage device that stores executable instructions or other data (e.g., a hard disk drive, random access storage, flash storage, microcontroller storage, etc.).
- the machine-readable storage medium 1 14 may store, for example, non-volatile storage reading/writing instructions 1 16 for reading information from and writing information to the non-volatile storage 1 12, communicating instructions 1 18 for communicating with the electronic device 102, volatile storage reading/writing instructions 120 for reading information from and writing information to the volatile storage 112, and determining instructions 122 for determining where to read or write information.
- the processor 1 10 is a dedicated processor exclusive for communicating between the non-volatile storage 108, volatile storage 1 12, and the electronic device 102.
- FIG. 2 is a flow chart illustrating one example of a method 200 for communicating operating system 126 booting information.
- the processor 1 10 may retrieve operating system 126 booting information from the non-volatile storage 108 and write it to the volatile storage 1 12.
- the processor 1 10 may retrieve operating system 126 booting information from the volatile storage 1 12 and communicate it to the electronic device 102 via the serial communication interface 106.
- the processor 1 10 may also receive information from the electronic device 102 related to the operating system 126 and store the received information in the non-volatile storage 108.
- the processor 1 10 reads data related to booting of the operating system 126 of the electronic device 102 from the non-volatile storage 108.
- the information may be any information related to the booting of the operating system 126, such as information related to encryption, detection, or initialization of systems or devices.
- the information may include, for example, information about operating system 126 settings saved to the non-volatile storage 108 when the operating system 126 was previously booted.
- the processor 1 10 such as by executing the volatile storage reading/writing instructions 120, writes the read data to the volatile storage 1 12 prior to the booting of the operating system 126 on the electronic device 102.
- the processor 1 10 may write the data to the volatile storage 1 12 when the electronic device 102 is providing power to the processor 1 10, but before the electronic device 102 begins to boot the operating system 126, such as when the electronic device 102 is plugged into a power source but before a user presses the power button. This may allow the data related to the booting of the operating system 126 to be accessible from the volatile storage 108 once a boot of the operating system 126 is initiated.
- the processor 1 10 writes data to the volatile storage 1 12 after booting of the operating system 126 is initiated.
- the processor 1 10 may in some cases write some data to the volatile storage 1 12 before the booting process begins and write more data to the volatile storage 1 12 after the booting process begins.
- the processor 1 10 may be interrupted by the booting of the electronic device 102 before it finished copying data from the non-volatile storage 108 to the volatile storage 1 12.
- the processor 1 10 may be able to provide some, but not all, of the data from the volatile storage 1 12 and provide the remaining data from the non-volatile storage 108.
- the processor 1 10 may continue the process of transferring data to the volatile storage 1 12, for example, while the processor 1 10 is not fulfilling requests from the electronic device 102.
- the processor 1 10 enters a sleep state after writing the data to the volatile storage 1 12, for example, before the electronic device is turned on.
- the processor 1 10 may allow the electronic device 102 to conserve power.
- the processor 1 10 may receive a signal indicating that the electronic device 102 is initiating a boot of the operating system 126.
- the processor 1 10 may leave the sleep state after receiving the signal so that it is ready to communicate information to the electronic device 102 during the operating system 126 booting process.
- the processor 1 10 signals the volatile storage 1 12 to enter a sleep state after the processor 1 10 finishes writing data to the volatile storage 1 12, and the processor 1 10 may signal the volatile storage 1 12 to wake from the sleep state when a boot of the operating system 126 is initiated. In one embodiment, the processor 1 10 determines whether the processor 1 10 or volatile storage 1 12 should enter a 4643-1
- the processor 1 10 such as by executing the communicating instructions 1 18, communicates the data written to the volatile storage 1 12 to the electronic device 102 via a serial communication interface 106.
- the information may be communicated to the electronic device 102, for example, after the electronic device 102 initiates the booting process for the operating system 126.
- the processor 1 10 may communicate the data, for example, in response to a request by the electronic device 102.
- the processor 1 10 may provide some data, such as data related to a keyboard controller, to the electronic device 1 10 from the volatile storage 1 12 before the electronic device 102 initiates a boot of the operating system 126.
- the processor 1 10 may provide data to the electronic device 102 both before and after the operating system 126 booting process is initiated.
- the processor 1 10 such as by executing the communicating instructions 1 18, receives data, from the electronic device 102 via the serial communication interface 106, related to the booting of the operating system 126 of the electronic device 102.
- the electronic device 102 may, for example, send operating system 126 booting settings to the processor 1 10 to be stored so that they may be available the next time the operating system 126 is booted.
- the processor 1 10, such as by executing the non-volatile reading/writing instructions 1 16, writes the received data to the non-volatile storage 108.
- the data may be written to the non-volatile storage 108 so that it remains available after the electronic device 102 is powered off.
- the method 200 then continues to a block 214 to end.
- the processor 1 10 writes the data received from the electronic device 102 to the volatile storage 1 12. Because information may be written more quickly to the volatile storage 1 12 than the non-volatile storage 108, this may allow the booting process to proceed more quickly. While the operating system 126 booting process is progressing separately on the electronic device 102, the processor 1 10 may write the data stored in the volatile storage 1 12 to the non-volatile storage 108. The processor 1 10 may write the data to the non-volatile storage 108 at any time, such as when it is not fulfilling requests from the electronic device 102. For example, the processor 1 10 may write the information to the non-volatile storage 108 4643-1
- the processor 1 10 when the electronic device 102 is low on power, such as because the electronic device 102 is low on battery power or loses its power connection, the processor 1 10, by executing the non-volatile storage reading/writing instructions 1 16, immediately writes the data stored in the volatile storage 1 12 to the non-volatile storage 108 that was not previously written to the non-volatile storage 108.
- the power level of a notebook computer may be low because it has not been plugged into a power source to charge the battery.
- a desktop computer may lose its power source, but still have milliseconds of execution time remaining in order to write un-synchronized data to the non-volatile storage 108.
- Data stored in the volatile storage 1 12 may be lost once the electronic device 102 is powered off. To save information for the next time the operating system 126 is booted, it may be desirable to store the operating system 126 booting information in the non-volatile storage 108 before the electronic device 102 and processor 1 10 lose power. Such a system may also prevent the processor 1 10 from consuming power that may be better used for other components of the electronic device 102.
- the processor 1 10 may receive a signal indicating that the power level of the electronic device 102 is below a threshold. In response, the processor 1 10 may write data stored in the volatile storage 1 12 to the non-volatile storage 108. In one embodiment, the processor 1 10 then shuts down the volatile storage 1 12 so that any future data received by the processor 1 10 from the electronic device 102 may be written to the non-volatile storage 108 and any future data sent by the processor 1 10 to the electronic device 102 may be sent from the non-volatile storage 108. Such a system may cause the virtual non-volatile storage 124 to operate more slowly, but the operation allows for data to be saved while using less power.
- Figure 3 is a block diagram 300 illustrating one example of communicating operating system 126 booting information.
- Figure 3 illustrates changes in the data stored in the non-volatile storage 108 and the volatile storage 1 12.
- block 302 illustrates the non-volatile storage 108 storing information about the operating system 126, such as information about a password required and password setting.
- the processor 1 10 reads the information stored in the non-volatile storage 108 and writes it to the volatile storage 1 12.
- Block 304 shows the information about the password required and 4643-1
- the processor 1 10 may communicate information about the password required and password settings stored in the volatile storage 1 12 to the electronic device 1 12.
- the electronic device 102 may send the processor 1 10 updated information about the password required setting, and the processor 1 10 may then store the received information in the non-volatile storage 1 12.
- block 306 shows an updated value for the password required setting stored in the volatile storage 1 12.
- the electronic device 102 may send the processor 1 10 via the serial communication interface 106 an updated value for the password operating system 126 setting.
- Block 308 shows an updated value for the password setting stored in the volatile storage 1 12.
- the processor 1 10 may read the data stored in the volatile storage 1 12 and write it to the non-volatile storage 108, as shown by block 310.
- FIG. 4 is a flow chart illustrating one example of a method 400 for communicating operating system 126 booting information.
- the virtual non-volatile storage 124 may operate in more than one mode. For example, in circumstances where the processor 1 10 is able to cache information about the booting of the operating system 126 in the volatile storage 108 prior to the booting of the operating system 126, the processor 1 10 may retrieve the information from the volatile storage 108. However, if the processor 1 10 is unable to cache the data in the volatile storage 108, such as because power was not provided to the electronic device 102, the processor 1 10 may retrieve the booting information from the nonvolatile storage 108.
- the processor 1 10 receives a signal indicating that the electronic device 102 is initiating a boot of the operating system 126. In some cases, the processor 1 10 may wake up from a sleep state when receiving the signal. Continuing to block 406, the processor 1 10 determines, such as by executing the determining instructions 122, whether data related to the booting of the operating system 126 of the electronic device 102 is stored in a volatile storage 1 12. For example, the processor 1 10 may have previously transferred data from the non-volatile storage 108 to the volatile storage 1 12.
- the processor 1 10 may use any suitable method for determining whether data related to the booting of the operating system 126 is stored in the volatile storage 1 12, such as checking a variable indicating where the information is stored. 4643-1
- the processor 1 10 may determine at any suitable time whether information related to the booting of the operating system 126 is stored in the volatile storage 108, such as when receiving an indication that the electronic device 102 is initiating a boot of the operating system 126 or in response to a request for information received from the electronic device 102. In some cases, the processor 1 10 may determine that information was partially cached in the volatile storage 1 12.
- the processor 1 10 may communicate the data stored in the volatile storage 1 12 to the electronic device 102 via the serial communication interface 106.
- the processor 1 10 may communicate to the electronic device 102 via the serial communication interface 106 data related to the booting of the operating system 126 stored in the non-volatile storage 108.
- the data is partially cached, and the processor 1 10 transmits some data from the volatile storage 1 12 and some data from the non-volatile storage 108.
- the processor 1 10 receives data related to the booting of the operating system 126 from the electronic device 102 via the serial communication interface 106.
- the data may be, for example, data related to operating system 126 settings.
- the processor 1 10 writes the received data to the non-volatile storage 108.
- the processor first writes the data to the volatile storage 1 12 and later writes the data stored in the volatile storage 1 12 to the non-volatile storage 108.
- the method 400 continues to block 416 and ends.
- FIG. 5 is a block diagram illustrating one example of a computing system 500.
- Figure 5 shows the electronic device 102 communicating with the processor 1 10 via the serial communication interface 106.
- the virtual non-volatile storage 124 contains a power storage source, such as the power storage source 528.
- the power storage source 528 may be connected to the processor 1 10.
- the power storage source 528 may be any suitable power source, such as a battery or capacitor.
- the power storage source 528 may be, for example, a rechargeable 3.3 volt coin cell battery.
- the power storage source 528 is shared with a complimentary metal-oxide semiconductor (CMOS), for example, for efficiency.
- CMOS complimentary metal-oxide semiconductor
- the power storage source 528 temporarily provides power to the processor 1 10, such as for a tenth or half of a second.
- the power storage source 528 may provide power to the processor 1 10 4643-1
- the power storage source 528 provides power to the processor 1 10 even though the electronic device 102 is also receiving power from another power source.
- the machine-readable storage medium may include powering instructions 530 for responding to a loss of power from the electronic device 102.
- Data stored in the volatile storage 1 12 may not be available the next time the electronic device 102 is turned on.
- the processor 1 10 may use power to transfer data between the volatile storage 1 12 and the non-volatile storage 108, and the volatile storage 1 12 may consume power to save data.
- the power storage source 528 may be used to allow transactions between the electronic device 102 and the processor 1 10 to successfully finish.
- the processor 1 10 may receive a signal indicating that the electronic device 102 is no longer receiving power. Once the processor 110 receives the signal, the processor 110, for example, by executing the powering instructions 530, may write un-synchronized data stored in the volatile storage 1 12 to the nonvolatile storage 108 using power from the power storage source 528 to perform the transaction.
- Figure 6 is a block diagram illustrating one example of a computing system 600.
- Figure 6 shows the electronic device 102 communicating with the processor 1 10 via the serial communication interface 106.
- a second serial communication interface 634 may connect the processor 1 10 to the electronic device 102.
- the second serial communication interface 634 may be any suitable serial communication interface, such as a Universal Serial Bus (USB).
- USB Universal Serial Bus
- the second serial communication interface 634 may be capable of high speed data transfers faster than the serial communication interface 106. High speed data transfers may be useful, for example, for sending information to the electronic device 102 for running initial operating system 126 booting commands, such as commands stored in the non-volatile storage 108 related to Intel or Advanced Micro Devices (AMD) chipsets.
- AMD Advanced Micro Devices
- the second serial communication interface 634 may allow the processor 1 10 to send data to the electronic device 102 more quickly and may in some implementations allow the serial communication interface 106 to be used to transmit other information. Such a system may be useful, for example, if there is a large amount of information being transferred.
- the processor 1 10 includes communication determining instructions 632 for determining whether to send information to the electronic device 102 via the serial communication interface 106 or the second serial 4643-1
- the processor 1 10 determines which serial communication interface to use to transmit information based on the communication interface in which it receives information from the electronic device 102. For example, the processor 1 10 may send information to the electronic device 102 on the same interface in which it received a request for information from the electronic device 102.
- the processor 1 10 may send information to the electronic device via both the serial communication interface 106 and the second serial communication interface 634.
- the electronic device 102 may determine to switch to requesting information via the second serial communication interface 634 after the booting of the operating system 126 has started, such as one third the way into the process.
- the second communication interface 634 is not used by the processor 1 10 until some data has been retrieved by the electronic device 102 over the first serial communication interface 106.
- components of the electronic device 102 unrelated to the booting of the operating system 126 may be unaware of the existence of the second serial communication interface 634.
- other components of the electronic device 102 also use the second serial communication interface 634 to communicate with the electronic device 102.
- a virtual non-volatile storage may increase the speed of booting an operating system, thereby allowing users to more quickly begin accessing an electronic device.
- a virtual non-volatile storage may also free the bandwidth of a serial communication interface to transmit other types of information or information to other components of an electronic device.
- a virtual non-volatile storage may increase the speed for the electronic device to communicate other information across the serial communication interface.
- a virtual non-volatile storage may in some cases conveniently provide these speed increases by replacing a typical non-volatile storage without major architectural changes.
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Computer Security & Cryptography (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Stored Programmes (AREA)
Abstract
Description
Claims
Priority Applications (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| PCT/US2010/031849 WO2011133145A1 (en) | 2010-04-21 | 2010-04-21 | Communicating operating system booting information |
| GB1217322.5A GB2491771B (en) | 2010-04-21 | 2010-04-21 | Communicating operating system booting information |
| US13/635,409 US9311105B2 (en) | 2010-04-21 | 2010-04-21 | Communicating operating system booting information |
| DE112010005372T DE112010005372T5 (en) | 2010-04-21 | 2010-04-21 | Communicate operating system boot information |
| CN201080066319.4A CN102834804B (en) | 2010-04-21 | 2010-04-21 | Method, computing device and device for transmitting operating system boot information |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| PCT/US2010/031849 WO2011133145A1 (en) | 2010-04-21 | 2010-04-21 | Communicating operating system booting information |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| WO2011133145A1 true WO2011133145A1 (en) | 2011-10-27 |
Family
ID=44834411
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| PCT/US2010/031849 Ceased WO2011133145A1 (en) | 2010-04-21 | 2010-04-21 | Communicating operating system booting information |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US9311105B2 (en) |
| CN (1) | CN102834804B (en) |
| DE (1) | DE112010005372T5 (en) |
| GB (1) | GB2491771B (en) |
| WO (1) | WO2011133145A1 (en) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104123145A (en) * | 2013-04-24 | 2014-10-29 | 祥硕科技股份有限公司 | Electronic device and method for loading control program |
| US20140370251A1 (en) * | 2013-06-18 | 2014-12-18 | Junius, LLC | Flame Retardant Identification System |
| US12418394B2 (en) * | 2023-02-24 | 2025-09-16 | Texas Instruments Incorporated | Receiver with flexible link synchronization |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20050216627A1 (en) * | 2004-03-25 | 2005-09-29 | Intel Corporation | Method and apparatus for power management of server blades in an operating system booted environment |
| US20060155977A1 (en) * | 2005-01-10 | 2006-07-13 | Padilla Michael K | System and method for information handling system boot device branding of boot information |
| US20080133901A1 (en) * | 2006-12-01 | 2008-06-05 | Dell Products, Lp. | System and method of booting an operating system in an optimal performance state |
| US20080273550A1 (en) * | 2007-05-03 | 2008-11-06 | Dandekar Shree A | Auto-Detecting and Auto-Correcting System State Changes Before Booting Into Operating Systems |
Family Cites Families (20)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0493047A (en) | 1990-08-08 | 1992-03-25 | Nec Corp | Semiconductor integrated circuit device |
| US5951685A (en) | 1996-12-20 | 1999-09-14 | Compaq Computer Corporation | Computer system with system ROM including serial-access PROM coupled to an auto-configuring memory controller and method of shadowing BIOS code from PROM |
| US6601167B1 (en) | 2000-01-14 | 2003-07-29 | Advanced Micro Devices, Inc. | Computer system initialization with boot program stored in sequential access memory, controlled by a boot loader to control and execute the boot program |
| US6687769B2 (en) | 2001-03-16 | 2004-02-03 | Texas Instruments Incorporated | Serial peripheral interface with high performance buffering scheme |
| WO2003044732A1 (en) * | 2001-11-23 | 2003-05-30 | Netac Technology Co., Ltd. | Semiconductor storage method and device supporting multi-interfaces |
| US20030135729A1 (en) * | 2001-12-14 | 2003-07-17 | I/O Integrity, Inc. | Apparatus and meta data caching method for optimizing server startup performance |
| JP3879518B2 (en) * | 2002-01-21 | 2007-02-14 | ソニー株式会社 | Magnetic storage device and manufacturing method thereof |
| US7234052B2 (en) | 2002-03-08 | 2007-06-19 | Samsung Electronics Co., Ltd | System boot using NAND flash memory and method thereof |
| US7206928B2 (en) | 2003-06-03 | 2007-04-17 | Digi International Inc. | System boot method |
| US20050050261A1 (en) * | 2003-08-27 | 2005-03-03 | Thomas Roehr | High density flash memory with high speed cache data interface |
| US7190190B1 (en) | 2004-01-09 | 2007-03-13 | Altera Corporation | Programmable logic device with on-chip nonvolatile user memory |
| US7337273B2 (en) | 2004-03-31 | 2008-02-26 | Microsoft Corporation | Strategies for reading information from a mass storage medium using a cache memory |
| US7490177B2 (en) * | 2006-01-23 | 2009-02-10 | Infineon Technologies Ag | System method for performing a direct memory access for automatically copying initialization boot code in a new memory architecture |
| JP4422136B2 (en) * | 2006-10-06 | 2010-02-24 | Necインフロンティア株式会社 | Storage device and activation method |
| JP2008176518A (en) | 2007-01-18 | 2008-07-31 | Renesas Technology Corp | Microcomputer |
| US20080307157A1 (en) * | 2007-06-06 | 2008-12-11 | Yi-Feng Jang | Method and system for updating firmware of microcontroller |
| US20090006835A1 (en) | 2007-06-29 | 2009-01-01 | Samsung Electronics Co., Ltd | Electronic device and control method thereof |
| US8843691B2 (en) * | 2008-06-25 | 2014-09-23 | Stec, Inc. | Prioritized erasure of data blocks in a flash storage device |
| US8181046B2 (en) * | 2008-10-29 | 2012-05-15 | Sandisk Il Ltd. | Transparent self-hibernation of non-volatile memory system |
| JP2010122774A (en) * | 2008-11-18 | 2010-06-03 | Toshiba Storage Device Corp | Storage device, information processor, and information processing system |
-
2010
- 2010-04-21 US US13/635,409 patent/US9311105B2/en not_active Expired - Fee Related
- 2010-04-21 WO PCT/US2010/031849 patent/WO2011133145A1/en not_active Ceased
- 2010-04-21 GB GB1217322.5A patent/GB2491771B/en not_active Expired - Fee Related
- 2010-04-21 CN CN201080066319.4A patent/CN102834804B/en not_active Expired - Fee Related
- 2010-04-21 DE DE112010005372T patent/DE112010005372T5/en not_active Withdrawn
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20050216627A1 (en) * | 2004-03-25 | 2005-09-29 | Intel Corporation | Method and apparatus for power management of server blades in an operating system booted environment |
| US20060155977A1 (en) * | 2005-01-10 | 2006-07-13 | Padilla Michael K | System and method for information handling system boot device branding of boot information |
| US20080133901A1 (en) * | 2006-12-01 | 2008-06-05 | Dell Products, Lp. | System and method of booting an operating system in an optimal performance state |
| US20080273550A1 (en) * | 2007-05-03 | 2008-11-06 | Dandekar Shree A | Auto-Detecting and Auto-Correcting System State Changes Before Booting Into Operating Systems |
Also Published As
| Publication number | Publication date |
|---|---|
| GB2491771B (en) | 2017-06-21 |
| US9311105B2 (en) | 2016-04-12 |
| CN102834804A (en) | 2012-12-19 |
| CN102834804B (en) | 2016-04-27 |
| DE112010005372T5 (en) | 2013-01-24 |
| GB201217322D0 (en) | 2012-11-14 |
| US20130031348A1 (en) | 2013-01-31 |
| GB2491771A (en) | 2012-12-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US9092150B2 (en) | Systems and methods of performing a data save operation | |
| US9389673B2 (en) | Systems and methods of performing a data save operation | |
| JP7235226B2 (en) | Background data refresh with system timestamps on storage devices | |
| KR101911591B1 (en) | System and method for predicting and improving boot-up sequence | |
| US9195472B2 (en) | System and method for booting up a computer based on data captured in a non-volatile semiconductor memory during a learn mode | |
| US8914594B2 (en) | Systems and methods of loading data from a non-volatile memory to a volatile memory | |
| CN103975287B (en) | Enhanced system sleep state support in servers using non-volatile random access memory | |
| EP2997459B1 (en) | System and method for high performance and low cost flash translation layer | |
| US8892831B2 (en) | Memory subsystem hibernation | |
| US10891062B2 (en) | Managing host communication with a regulator in a low power mode | |
| CN104106057B (en) | The method and system of the summary responses changed to resting state is provided with nonvolatile RAM | |
| CN103999042B (en) | Bootload data | |
| US7908417B2 (en) | Motherboard system, storage device for booting up thereof and connector | |
| TW201011524A (en) | Method and controller for power management | |
| US10175995B1 (en) | Device hibernation control | |
| KR20150074550A (en) | Data storage device and data processing system including the same | |
| KR102743222B1 (en) | Electronic device and method of utilizing storage space thereof | |
| US20190227618A1 (en) | Power Management for a Data Storage Apparatus | |
| US9311105B2 (en) | Communicating operating system booting information | |
| TW201546612A (en) | Resuming a system using state information | |
| CN117251103A (en) | Storage device and method for entering deep low-power state with low latency | |
| EP4488814B1 (en) | Method and device for copy command execution in data storage management system | |
| RU2815054C2 (en) | Electronic device and its method for using storage space | |
| BR112021024998B1 (en) | ELECTRONIC DEVICE AND METHOD OF USING ITS STORAGE SPACE | |
| CN102591681B (en) | The startup method of computer equipment and computer equipment |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| WWE | Wipo information: entry into national phase |
Ref document number: 201080066319.4 Country of ref document: CN |
|
| 121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 10850367 Country of ref document: EP Kind code of ref document: A1 |
|
| WWE | Wipo information: entry into national phase |
Ref document number: 13635409 Country of ref document: US |
|
| ENP | Entry into the national phase |
Ref document number: 1217322 Country of ref document: GB Kind code of ref document: A Free format text: PCT FILING DATE = 20100421 |
|
| WWE | Wipo information: entry into national phase |
Ref document number: 1217322.5 Country of ref document: GB |
|
| WWE | Wipo information: entry into national phase |
Ref document number: 1120100053723 Country of ref document: DE Ref document number: 112010005372 Country of ref document: DE |
|
| 122 | Ep: pct application non-entry in european phase |
Ref document number: 10850367 Country of ref document: EP Kind code of ref document: A1 |