WO2011102587A1 - Standby power reduction device - Google Patents

Standby power reduction device Download PDF

Info

Publication number
WO2011102587A1
WO2011102587A1 PCT/KR2010/007224 KR2010007224W WO2011102587A1 WO 2011102587 A1 WO2011102587 A1 WO 2011102587A1 KR 2010007224 W KR2010007224 W KR 2010007224W WO 2011102587 A1 WO2011102587 A1 WO 2011102587A1
Authority
WO
WIPO (PCT)
Prior art keywords
circuit
voltage
charging
power supply
double layer
Prior art date
Application number
PCT/KR2010/007224
Other languages
French (fr)
Korean (ko)
Inventor
최순주
이문배
임병일
권오준
손진형
Original Assignee
코칩 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 코칩 주식회사 filed Critical 코칩 주식회사
Publication of WO2011102587A1 publication Critical patent/WO2011102587A1/en

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26Power supply means, e.g. regulation thereof
    • G06F1/32Means for saving power
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26Power supply means, e.g. regulation thereof
    • G06F1/263Arrangements for using multiple switchable power supplies, e.g. battery and AC

Definitions

  • the present invention relates to an apparatus for reducing standby power.
  • the on / off circuit controlled by the microcomputer control cannot continuously operate the power supply of the electronic device because the microcomputer must continue to operate and wait for the user's 'on command' even when the electronic device is in the off state.
  • the microcomputer consumes very little power, but since the power supply unit uses a 220V commercial AC power supply, it is impossible to supply only very fine power, so the power loss generated by the power supply unit is quite large and the electronic device does not operate for a long time. Power loss continuously occurs. In particular, for safety purposes, such as a user's electric shock, a high level of insulation between 4,000 V and 5,000 V is required between the ground of the main body and the power supply.
  • the electric double layer capacitor having a large capacitance is used to charge the electric double layer capacitor when the electronic device is in the 'on state', and the electric energy charged in the electric double layer capacitor when the electronic device is in the 'off state' using the micro Power up your computer.
  • the electric double layer capacitor having a large capacitance is used to charge the electric double layer capacitor when the electronic device is in the 'on state', and the electric energy charged in the electric double layer capacitor when the electronic device is in the 'off state' using the micro Power up your computer.
  • the present invention is to provide a standby power reduction device that can reduce the standby power loss.
  • An apparatus for reducing standby power of an electronic device in which a power ground and a device ground are insulated by an insulation transformer comprises: a signal circuit using the device ground as a ground and generating a control signal; A system control circuit electrically connected to the signal circuit and controlling an operation of the electronic device in response to a user's command; A switching power supply circuit using the power ground as a ground and supplying power to the signal circuit through the insulation transformer; A control circuit electrically connected to the switching power supply circuit and controlling a operation of the switching power supply circuit by receiving a control signal generated from the signal circuit; And a photo coupler positioned between the signal circuit and the control circuit and transferring the control signal generated from the signal circuit to the control circuit while maintaining an insulation state.
  • the signal circuit includes a first charging circuit; A first electric double layer capacitor in which electric energy is charged by the first charging circuit; A voltage conversion circuit converting the charging voltage of the first electric double layer capacitor into a stable voltage; A first voltage detection circuit detecting a charging voltage of the first electric double layer capacitor and generating a control command; And a first logic circuit configured to generate a control signal in response to a control command of the first voltage detection circuit.
  • the first electric double layer capacitor When the electronic device is in operation, the first electric double layer capacitor may be fully charged while the electronic device is in operation, and the constant current charging may be performed while the electronic device is not operated.
  • the first voltage detection circuit may generate a power operation command when the charging voltage of the first electric double layer capacitor reaches the charging start voltage, and maintain the state until the charging voltage reaches the charging end voltage.
  • the first voltage detection circuit may generate a power interruption command when the charging voltage of the first electric double layer capacitor reaches the charging end voltage, and maintain the state until the charging voltage reaches the charging start voltage.
  • the signal circuit may omit the voltage conversion circuit by setting the charge start voltage and the end voltage of the first electric double layer capacitor within a voltage range within which the first voltage detection circuit, the first logic circuit, and the system control circuit can operate. .
  • the first logic circuit may generate a control signal by taking a logical sum of a control command of the first voltage detection circuit and a control command of the system control circuit.
  • the control circuit includes a third rectifier circuit for rectifying the output of the switching power supply circuit; A second charging circuit receiving the output of the third rectifier circuit to charge a second electric double layer capacitor; A second electric double layer capacitor in which electric energy is charged by the second charging circuit; A second voltage detection circuit detecting a charging voltage of the second electric double layer capacitor to generate a control command; And a second logic circuit that receives a control command of the second voltage detection circuit and controls an operation of the switching power supply circuit.
  • the second voltage detection circuit may generate a power operation command when the charging voltage of the second electric double layer capacitor reaches the charging start voltage, and maintain the state until the charging voltage reaches the charging end voltage.
  • the second voltage detection circuit may generate a power interruption command when the charging voltage of the second electric double layer capacitor reaches the charging end voltage, and maintain the state until the charging voltage reaches the charging start voltage.
  • the second logic circuit may take a logic sum of a control command of the second voltage detection circuit and a control signal transmitted through the photocoupler to supply a bias current to the switching power supply circuit or cut off the supply.
  • the second logic circuit may supply a bias current to the switching power supply circuit using electrical energy charged in the second electric double layer capacitor.
  • a starter circuit is further electrically connected between the control circuit and the switching power supply circuit, and the starter circuit can supply a bias current to the switching power supply circuit when the electronic device is first connected to an AC power source.
  • the starting circuit includes a trigger circuit for generating a trigger signal; A starting power supply circuit which is turned on by the trigger signal and supplies a bias current to the switching power supply circuit; A interruption time detection circuit for giving a command to turn off the starting power supply circuit; And a starting power interrupting circuit for turning off the starting power supply circuit by the command of the interruption time detecting circuit.
  • the control circuit may include a second electric double layer capacitor charged with electrical energy, and the interruption time detection circuit may detect a charge voltage of the second electric double layer capacitor to determine a break time of the starting power circuit.
  • the control circuit may further include a third rectifier circuit rectifying the output of the switching power supply circuit, and the interruption time detection circuit may detect the output of the third rectifier circuit to determine the interruption time of the starting power supply circuit. .
  • the interruption time detection circuit may operate only when the starting power supply circuit is turned on.
  • the standby power reduction apparatus can minimize the power loss by stopping the operation of the switching power supply circuit in the standby state and supplying standby power with electrical energy charged in the electric double layer capacitor.
  • the standby power reduction apparatus can transmit the control signal generated in the signal circuit to the control circuit while maintaining the insulation state by using a photo coupler.
  • FIG. 1 is a circuit diagram illustrating a standby power reduction apparatus according to an embodiment of the present invention.
  • FIG. 2A is a detailed circuit diagram of the starting circuit shown in FIG. 1.
  • FIG. 2B is a detailed circuit diagram of the signal circuit shown in FIG. 1.
  • FIG. 2C is a graph showing charging characteristics of the first electric double layer capacitor shown in FIG. 2B.
  • FIG. 2D is a flowchart for describing an operation of the first voltage detection circuit shown in FIG. 2B.
  • FIG. 2E is a detailed circuit diagram of the control circuit shown in FIG. 1.
  • 2F and 2G are time charts for describing an operation of the standby power reduction device shown in FIG. 1.
  • FIG. 3 is a detailed circuit diagram of a control circuit of the standby power reduction apparatus according to another embodiment of the present invention.
  • FIG. 1 is a circuit diagram illustrating a standby power reduction apparatus according to an embodiment of the present invention.
  • an apparatus for reducing standby power may include a start circuit 110, a switching power supply circuit 120, a signal circuit 130, a control circuit 140, and a system control circuit 150. , A function circuit 160 and a photo coupler 170.
  • the starting circuit 110 supplies a bias current ib to the switching power supply circuit 120 when the electronic device is first connected to the AC power supply 10.
  • FIG. 2A is a detailed circuit diagram of the starting circuit shown in FIG. 1.
  • the starter circuit 110 includes a trigger circuit 111, a starter power circuit 112, a cutoff time detection circuit 113, and a starter power shutoff circuit 114.
  • the trigger circuit 111 detects a change in the output voltage of the first rectifier circuit 20 when the power cord of the electronic device is first connected to the AC power source 10, and generates a trigger signal VT to generate a start power circuit ( Turn on 112).
  • the starting power supply circuit 112 is turned on by the trigger signal VT generated by the trigger circuit 111 to supply the bias current ib to the switching power supply circuit 120 and to the interruption time detection circuit 113. Supply power.
  • the starting power supply circuit 112 maintains the state until the starting power supply interrupting circuit 114 interrupts the operation of the starting power supply circuit 112 by the command of the interruption time detection circuit 113.
  • the bias current ib supplied by the starting power supply circuit 112 to the switching power supply circuit 120 uses a very high voltage that directly rectifies the commercial AC voltage of the AC power supply 10, and thus has low power efficiency.
  • the starting power supply circuit 112 maintains turn-on according to the capacity of the second electric double layer capacitor 143 and the charging current IM and the starting circuit breaking voltage VC during the constant current charging of the second charging circuit 142. The time it takes may vary. However, since the starting power supply circuit 112 supplies the bias current ib to the switching power supply circuit 120 only when the power cord is first connected to the AC power supply 10, power efficiency is not important.
  • the interruption time detection circuit 113 Since the interruption time detection circuit 113 operates by the power supplied from the start power supply circuit 112, it operates only while the start power supply circuit 112 is operated.
  • the interruption time detection circuit 113 detects the charging voltage V2 of the second electric double layer capacitor 143 and, if the charging voltage V2 is higher than the starting circuit breaking voltage VC, starts the power supply blocking command CC. To the starting power interrupting circuit 114.
  • the start power cutoff circuit CS When the start power cutoff circuit 114 receives the start power cutoff command CC from the cutoff time detection circuit 113, the start power cutoff circuit CS generates a start power cutoff signal CS to turn off the start power cutoff circuit 112.
  • the switching power supply circuit 120 When the starting power supply circuit 112 is turned off, the switching power supply circuit 120 is only activated or cut off by the bias current IB supplied from the control circuit 140.
  • the turn-off start power circuit 112 is forcibly cut off and then reconnected to the AC power supply 10 by unplugging the power cord, or the supply of the AC power supply 10 is interrupted and then supplied again due to a power failure. Otherwise it will not work again.
  • the switching power supply circuit 120 operates by a bias current supplied from the starter circuit 110 or the control circuit 140.
  • the switching power supply circuit 120 supplies AC power to the second rectifying circuit 40 and the third rectifying circuit 141 through the isolation transformer 30.
  • the signal circuit 130 charges the first electric double layer capacitor 132 by using the output of the second rectifying circuit 40, and uses the power charged in the first electric double layer capacitor 132 to control the system. Supply power to 150.
  • the signal circuit 130 generates an on command A3 for the system control circuit 150 to operate the device, or the charging voltage V1 of the first electric double layer capacitor 132 is charged starting voltage VL. If lower, it generates a power operation signal A and transmits it to the control circuit 140 through the photocoupler 170. In addition, the signal circuit 130 ends the charging voltage V1 of the first electric double layer capacitor 132 when the system control circuit 150 generates an off command (B3) to stop the operation of the device. If the voltage is higher than VH, the power cutoff signal B is generated and transmitted to the control circuit 140 through the photocoupler 170.
  • FIG. 2B is a detailed circuit diagram of the signal circuit shown in FIG. 1.
  • FIG. 2C is a graph showing charging characteristics of the first electric double layer capacitor shown in FIG. 2B
  • FIG. 2D is a flowchart illustrating the operation of the first voltage detection circuit shown in FIG. 2B.
  • the signal circuit 130 may include a first charging circuit 131, a first electric double layer capacitor 132, a voltage conversion circuit 133, a first voltage detection circuit 134, and a first logic circuit. (135).
  • the first charging circuit 131 charges the first electric double layer capacitor 132 by using the output of the second rectifier circuit 40.
  • a process of charging the first electric double layer capacitor 132 by the first charging circuit 131 is as follows.
  • the first electric double layer capacitor 132 does not have a charged voltage in the initial stage of charging, there is a risk of breaking the switching power supply circuit 120 or the second rectifier circuit 40 due to the introduction of excessive current. 131 must protect the switching power supply circuit 120 or the second rectifier circuit 40 by limiting the current IC to an appropriate level IM through constant current charging. In addition, the first electric double layer capacitor 132 is not fully charged even if the charging voltage V1 reaches the highest charging voltage VM unless the constant voltage charging continuously supplies the current IC for a long time. There is a characteristic. However, since constant voltage charging over a long time deteriorates charging efficiency, such constant voltage charging is not preferable in a situation where high energy efficiency is required.
  • the first charging circuit 131 performs constant current charging that limits the current IC when the function circuit 160 is operating, and then charges the highest voltage V1 of the first electric double layer capacitor 132.
  • the first electric double layer capacitor 132 is fully charged by switching to constant voltage charging that limits the voltage.
  • the first charging circuit 131 may improve charging efficiency by performing constant current charging when the functional circuit 160 is not operated to charge the first electric double layer capacitor 132 and then not performing constant voltage charging. .
  • the first charging circuit 131 when the function circuit 160 is operating, since the power consumed by the function circuit 160 is large and the power consumed by the constant voltage charging is relatively small, the first charging circuit 131 performs constant voltage charging. To fully charge the first electric double layer capacitor 132. However, since the power consumed by the constant voltage charging cannot be ignored when the function circuit 160 does not operate, the first charging circuit 131 may improve charging efficiency by not performing constant voltage charging.
  • the first electric double layer capacitor 132 is located on the secondary side of the insulation transformer 30 and the device ground 60 has a common potential.
  • the first electric double layer capacitor 132 is charged through the first charging circuit 131 and supplies power to the system control circuit 150 and the signal circuit 130 while discharging through the voltage conversion circuit 133.
  • the voltage conversion circuit 133 converts the electric energy charged in the first electric double layer capacitor 132 into a stable voltage and supplies it to the system control circuit 150 and the signal circuit 130.
  • the voltage conversion circuit 130 charges the first electric double layer capacitor 132 in the first electric double layer capacitor 132. It converts energy into a stable voltage.
  • the voltage conversion circuit 133 may use a conventional DC / DC converter or a constant voltage circuit. In addition, when the range of the operating power supply voltage of the system control circuit 150 and the signal circuit 130 is within the fluctuation range of the charging voltage V1 of the first electric double layer capacitor 132, the first electric double layer capacitor.
  • the voltage conversion circuit 133 can be omitted by setting the charging start voltage VL and the charging end voltage VH within the power supply voltage range in which the system control circuit 150 and the signal circuit 130 can operate stably. Can be.
  • the first voltage detection circuit 134 detects the charging voltage V1 charged in the first electric double layer capacitor 132, and when the charging voltage V1 is lower than the charging start voltage VL, the power operation command A1. When the charging voltage (V1) is higher than the charging end voltage (VH) generates a power supply cutoff command (B1) and transfers to the first logic circuit 135.
  • the first voltage detection circuit 134 detects the charging voltage V1 charged in the first electrically charged layer capacitor 132 and operates when the charging voltage V1 is lower than the charging start voltage VL (S1). After generating the command A1 (S3), the state is maintained until the charging voltage V1 reaches the charging end voltage VH. When the charging voltage V1 is higher than the charging end voltage VH (S2), the first voltage detecting circuit 134 generates a power cut command B1 (S4) and then charges the charging voltage V1. The state is maintained until the start voltage VL is reached. As such, the first voltage detection circuit 134 permanently repeats the above operation.
  • the first logic circuit 135 may include a power up command A1 or a power down command B1 of the first voltage detection circuit 134 and an on command A3 or an off command B3 of the system control circuit 150.
  • the logical sum OR is generated to generate the power operation signal A or the power cutoff signal B and transmit the generated power operation signal A or the power cutoff signal B to the control circuit 140 through the photocoupler 170.
  • the power source operation signal A is generated and the system control circuit 150 is generated. Only when the off command B3 is received and the power cutoff command B1 is received from the first voltage detection circuit 134, the power cutoff signal B is generated to the control circuit 140 through the photocoupler 170. To pass.
  • the power operation signal A and the power cut-off signal B generated by the first logic circuit 135 are made into a specific digital code, or the power operation signal A is turned on and the power cut-off signal B is turned off. State, but the present invention does not limit the form of the signal.
  • the control circuit 140 receives the control signal A / B transmitted through the photocoupler 170 to supply or block the bias current IB to the switching power supply circuit 120. In addition, the control circuit 140 may operate or deactivate the switching power supply circuit 120 to recharge the second electric double layer capacitor 143.
  • FIG. 2E is a detailed circuit diagram of the control circuit shown in FIG. 1.
  • control circuit 140 includes a third rectifier circuit 141, a second charging circuit 142, a second electric double layer capacitor 143, a second voltage detection circuit 144, and a second logic circuit. 145.
  • the third rectifier circuit 141 rectifies and outputs the output of the switching power supply circuit 120 appearing through the third winding 33 of the insulation transformer 30 to the second charging circuit 142.
  • the second charging circuit 142 charges the second electric double layer capacitor 143 using the output of the third rectifier circuit 141. Since the detailed operation of the second charging circuit 142 is the same as the operation of the first charging circuit 131, duplicated description will be omitted.
  • the second electric double layer capacitor 143 has the power ground 50 at a common potential and is charged by the second charging circuit 142.
  • the charging voltage V2 of the second electric double layer capacitor 143 is supplied to the power supply of the control circuit 140 and the bias current IB of the switching power supply circuit 120.
  • the charging start voltage VL and the charging end voltage VH of the second electric double layer capacitor 143 may be set within a voltage range in which the control circuit 140 may maintain smooth operation. If the charging start voltage VL and the charging end voltage VH of the second electric double layer capacitor 143 cannot be set within a voltage range in which the control circuit 140 can maintain a smooth operation, the second A voltage conversion circuit (not shown) may be further electrically connected to the electric double layer capacitor 143.
  • the second voltage detection circuit 144 detects the charging voltage V2 of the second electric double layer capacitor 143 and generates a power operation command A2 when the charging voltage V2 is lower than the charging start voltage VL. When the charging voltage V2 is higher than the charging end voltage VH, a power cutoff command B2 is generated and transferred to the second logic circuit 145. Since the detailed operation of the second voltage detection circuit 144 is the same as the operation of the first voltage detection circuit 134, duplicate description thereof will be omitted.
  • the second logic circuit 145 is a power supply of the power supply command A2 or power cutoff command B2 received from the second voltage detection circuit 144 and the signal circuit 130 transmitted through the photocoupler 170.
  • the logic sum OR of the movable signal A or the power cutoff signal B is obtained to supply or cut off the bias current IB of the switching power supply circuit 120.
  • the second logic circuit 145 Supplies the bias current IB to the switching power supply circuit 120 to operate the switching power supply circuit 120.
  • the signal transmitted through the photocoupler 170 is a power cutoff signal B and the command transmitted from the second voltage detection circuit 144 is a power cutoff command B2
  • the second logic circuit 145 switches. The operation of the switching power supply circuit 120 is stopped by blocking the bias current IB supplied to the power supply circuit 120.
  • the system control circuit 150 generates and transmits an on command A3 or an off command B3 according to a user's command to the function circuit 160. That is, when the user instructs the system control circuit 150 to operate the electronic device, the system control circuit 150 generates an on command A3 and transmits the function command to the function circuit 160 to transmit the function circuit 160. It works. On the contrary, when the user instructs the system control circuit 150 to stop the operation of the electronic device, the system control circuit 150 generates an off command B3 and transmits it to the function circuit 160 to transmit the function circuit 160. Stop the operation.
  • the function circuit 160 operates or stops operating under the command of the system control circuit 150.
  • the function circuit 160 is a circuit that performs the overall function of the electronic device.
  • the photocoupler 170 transmits the power operation signal A or the power interruption signal B generated from the signal circuit 130 to the control circuit 140 in a state where high insulation is maintained.
  • 2F and 2G are time charts for describing an operation of the standby power reduction device shown in FIG. 1.
  • the first rectifying circuit 20 rectifies the AC voltage to a high DC voltage, and the DC voltage is connected to the switching power supply circuit 120 and the starting circuit. Supplied to 110. At this time, no voltage is applied to the control circuit 140 located at the primary side of the insulation transformer 30 and all the circuits located at the secondary side. In addition, since there is no charged voltage in the first electric double layer capacitor 132 and the second electric double layer capacitor 143, the circuit does not operate and the switching power supply circuit because the bias current IB is not supplied from the control circuit 140. 120 also does not work.
  • the trigger circuit 111 When a high DC power is supplied to the start circuit 110, the trigger circuit 111 generates a trigger signal VT to turn on the start power circuit 112, and the start power circuit 112 generates a high DC voltage.
  • the switching power supply circuit 120 is operated by supplying a bias current ib to the switching power supply circuit 120.
  • the switching power supply circuit 120 As the switching power supply circuit 120 operates, the output of the switching power supply circuit 120 appears in the second winding 32 and the third winding 33 of the insulation transformer 30, respectively.
  • the output of the switching power supply circuit 120 shown in the second winding 32 of the isolation transformer 30 is rectified by the second rectifying circuit 40 and supplied to the function circuit 160 and the signal circuit 130, but is still present. Since there is no on command A3 from the system control circuit 150, the function circuit 160 does not operate.
  • the output of the second rectifier circuit 40 supplied to the signal circuit 130 is charged to the first electric double layer capacitor 132 by the first charging circuit 131. In this case, the first charging circuit 131 rapidly charges the first electric double layer capacitor 132 through constant current charging.
  • the output of the switching power supply circuit 120 shown in the third winding 33 of the insulated transformer 30 is rectified by the third rectifying circuit 141 and the second electric double layer capacitor 143 through the second charging circuit 142. ) Is charged. At this time, the second charging circuit 142 rapidly charges the second electric double layer capacitor 143 through the constant current charging.
  • the voltage conversion circuit 133 operates to generate a first voltage.
  • Power is supplied to the first voltage detection circuit 134, the first logic circuit 135, and the system control circuit 150.
  • the first voltage detection circuit 134 detects the charging voltage V1 of the first electric double layer capacitor 132, and since the charging voltage V1 is lower than the charging start voltage VL, a power operation command A1. Is generated and transferred to the first logic circuit 135.
  • the first logic circuit 135 receiving the power operation command A1 generates a power operation signal A, and the power operation signal A is transmitted to the control circuit 140 through the photocoupler 170.
  • the power operation signal A is transmitted to the control circuit 140, but the voltage charged in the second electric double layer capacitor 143 has not yet reached the voltage at which the second logic circuit 145 can operate. There is no influence of the circuit 140 on the switching power supply circuit 120. If the second logic circuit 145 operates to supply the bias current IB to the switching power supply circuit 120, the switching power supply circuit 120 already applies to the bias current ib supplied by the starting circuit 110. As such, the control circuit 140 does not affect the switching power supply circuit 120.
  • the second voltage detection circuit 144 and the second logic circuit are performed. 145 initiates operation.
  • the second voltage detection circuit 144 detects the charging voltage V2 of the second electric double layer capacitor 143, and as a result, the charging voltage V2 is lower than the charging start voltage VL.
  • A2 is generated and transferred to the second logic circuit 145.
  • the second logic circuit 145 that receives the power-up command A2 supplies the bias current IB to the switching power supply circuit 120, but the switching power supply circuit 120 already supplies the bias supplied by the starter circuit 110. Since the operation is performed by the current ib, the second logic circuit 145 has no influence on the switching power supply circuit 120.
  • the cutoff time detection circuit 113 A start power cutoff command CC is generated and transmitted to the start power cutoff circuit 114.
  • the start power cutoff circuit 114 which has received the start power cutoff command CC generates a start power cutoff signal CS and transmits the start power cutoff signal CS to the start power cutoff circuit 112 before the start.
  • the original circuit 112 is turned off.
  • the start power supply circuit 112 is turned off, the power supplied to the interruption time detection circuit 113 is cut off so that the interruption time detection circuit 113 no longer operates.
  • the turned-off start power circuit 112 is forcibly disconnected from the AC power supply 10 by disconnecting the power cord and then connected again, or the supply of the AC power supply 10 is not supplied again due to a power failure.
  • the starting power supply circuit 112 is turned off, the starting power supply circuit 112 cannot supply the bias current ib to the switching power supply circuit 120. Therefore, from this time, the switching power supply circuit 120 operates only by the bias current IB supplied from the control circuit 140.
  • the charging voltage (V1, V2) of any one of the first electric double layer capacitor 132 and the second electric double layer capacitor 143, the voltage (VS), the charge start voltage (VL) or the first circuit can operate Although a specific voltage, such as a charge end voltage (VH), may be reached, it is technically meaningless which electric double layer capacitor first reaches a specific voltage. Therefore, in the present invention, for convenience of description, the charging voltage V1 of the first electric double layer capacitor 132 reaches a specific voltage first.
  • the first voltage detection circuit 134 At the time T4, when the charging voltage V1 of the first electric double layer capacitor 132 reaches the charging end voltage VH, the first voltage detection circuit 134 generates a power-off command B1 to generate a first logic. Transfer to circuit 135. The first logic circuit 135 receiving the power cutoff command B1 from the first voltage detection circuit 134 generates a power cutoff signal B since there is no on command A3 from the system control circuit 150. Transfer to the second logic circuit 145 through the photocoupler 170. However, since the charging voltage V2 of the second electric double layer capacitor 143 has not yet reached the charging end voltage VH, the second voltage detection circuit 144 holds the power supply command A2.
  • the second logic circuit 145 supplies the bias current IB to the switching power supply circuit 120 to maintain the operation of the switching power supply circuit 120. Since the charging voltage V1 of the first electric double layer capacitor 132 has already reached the charging end voltage VH, the switching power supply circuit 120 continues to operate, and thus the first charging circuit 131 operates in the operation mode. The first electric double layer capacitor 132 is charged by converting from constant current charging to constant voltage charging.
  • the second voltage detection circuit 144 At the time point T5, when the charging voltage V2 of the second electric double layer capacitor 143 reaches the charging end voltage VH, the second voltage detection circuit 144 generates a power-off command B2 to generate the second voltage. Transfer to logic circuit 145. Since the second logic circuit 145 which has received the power cutoff command B2 from the second voltage detection circuit 144 has already received the power cutoff signal B through the photocoupler 170, Shut off the supplied bias current IB. When the supply of the bias current IB is cut off, the switching power supply circuit 120 stops operating. At this time, the power consumption measured by the AC power supply 10 becomes zero.
  • the first electric double layer capacitor 132 Since the output of the second rectifying circuit 40 does not appear when the switching power supply circuit 120 stops operating, the first electric double layer capacitor 132 is stopped from charging. The charging voltage V1 of the first electric double layer capacitor 132 is transferred to the system control circuit 150, the first voltage detection circuit 134, and the first logic circuit 135 through the voltage conversion circuit 133. As it is consumed, it gradually descends. In addition, since the output of the third rectifying circuit 141 does not appear when the switching power supply circuit 120 stops operating, charging of the second electric double layer capacitor 143 is stopped and the second electric double layer capacitor 143 Since the charging voltage V2 is consumed by the second voltage detection circuit 144 and the second logic circuit 145, the charging voltage V2 gradually decreases.
  • the charging voltage V2 of the second electric double layer capacitor 143 becomes lower than the starting circuit breaking voltage VC set in the breaking time detection circuit 113.
  • the interruption time detection circuit 113 is activated by the start power supply interrupt circuit according to the change of the charging voltage V2. There is no impact on (114). Further, not only when the start circuit 110 operates but also when the start circuit 110 does not operate, the charging voltage V2 becomes higher than the starting circuit breaking voltage VC due to the repetition of charging and discharging of the second electric double layer capacitor 143. Or lowering condition continuously.
  • the interruption time detection circuit 113 since no power is supplied to the interruption time detection circuit 113 when the start power supply circuit 112 is in the turn-off state, the interruption time detection circuit 113 is activated by the start power supply interrupt circuit according to the change of the charging voltage V2. There is no impact on (114).
  • the system control circuit 150 when the user instructs the system control circuit 150 to operate the electronic device, the system control circuit 150 generates an on command A3 to operate the function circuit 160 while simultaneously operating the first logic.
  • the on command A3 is transmitted to the circuit 135.
  • the first logic circuit 135 receiving the ON command A3 of the system control circuit 150 generates a power operation signal A and transmits the power operation signal A to the second logic circuit 145 through the photocoupler 170.
  • the second logic circuit 145 supplies a bias current IB to the switching power supply circuit 120 using the charging voltage V2 charged in the second electric double layer capacitor 143.
  • the switching power supply circuit 120 supplied with the bias current IB starts operation, and an output is generated in the second rectifier circuit 40.
  • the function circuit 160 Since the output of the second rectifier circuit 40 is supplied to the power of the function circuit 160, the function circuit 160 is operated. In addition, since a part of the output of the second rectifier circuit 40 is charged in the first electric double layer capacitor 132 through the first charging circuit 131, the charging voltage V1 of the first electric double layer capacitor 132 is To rise.
  • the first voltage detection circuit 134 At the time T8, when the charging voltage V1 of the first electric double layer capacitor 132 reaches the charging end voltage VH, the first voltage detection circuit 134 generates a power-off command B1 to generate a first logic. Transfer to circuit 135. Since the first logic circuit 135 receives the power-off command B1 from the first voltage detection circuit 134 but receives the on command A3 from the system control circuit 150, the first logic circuit 135 emits the power operation signal A. Maintain state.
  • the first charging circuit 131 is in the charging mode. Is switched from constant current charging to constant voltage charging to continue charging the first electric double layer capacitor 132.
  • the second voltage detection circuit 144 At the time T9, when the charging voltage V2 of the second electric double layer capacitor 143 reaches the charging end voltage VH, the second voltage detection circuit 144 generates a power-off command B2 to generate a second Transfer to logic circuit 145. Since the second logic circuit 145 receives the power cutoff command B2 from the second voltage detection circuit 144, but receives the power operation signal A through the photocoupler 170, the switching power supply circuit 120. Do not interrupt the bias current IB supplied to the.
  • the second charging circuit 142 is in the charging mode. Is switched from constant current charging to constant voltage charging to continue charging the second electric double layer capacitor 143.
  • the system control circuit 150 when the user commands the system control circuit 150 to stop the operation of the electronic device, the system control circuit 150 generates an off command B3 and transmits it to the function circuit 160 to function. At the same time as the operation of the circuit 160 is stopped, the off command B3 is transmitted to the first logic circuit 135.
  • the switching power supply circuit Since the second logic circuit 145, which has received the power cutoff signal B through the photocoupler 170, has already received the power cutoff command B2 from the second voltage detection circuit 144, the switching power supply circuit. The operation stops by blocking the bias current IB supplied to the 120. At this time, the power loss measured by the AC power supply 10 becomes zero.
  • the first electric double layer capacitor 132 is stopped from charging.
  • the charging voltage V1 of the first electric double layer capacitor 132 is transferred to the system control circuit 150, the first voltage detection circuit 134, and the first logic circuit 135 through the voltage conversion circuit 133. As it is consumed, it gradually descends.
  • the output of the third rectifying circuit 141 does not appear when the switching power supply circuit 120 stops operating, charging of the second electric double layer capacitor 143 is stopped and the second electric double layer capacitor 143 Since the charging voltage V2 is consumed by the second voltage detection circuit 144 and the second logic circuit 145, the charging voltage V2 gradually decreases.
  • the first voltage detection circuit 134 At the time point T11, when the charging voltage V1 of the first electric double layer capacitor 132 reaches the charging start voltage VL, the first voltage detection circuit 134 generates a power-up command A1 to generate a first operation command A1. Transfer to logic circuit 135.
  • the first logic circuit 135 receiving the power up command A1 generates a power up signal A and transmits the power up signal A to the second logic circuit 145 through the port coupler 170, and the second logic circuit 145. ) Supplies the bias current IB to the switching power supply circuit 120 to operate the switching power supply circuit 120.
  • the output of the second rectifying circuit 40 appears, and the output of the second rectifying circuit 40 is the first electric double layer capacitor 132 through the first charging circuit 131.
  • the charge voltage V1 of the first electric double layer capacitor 132 increases because the charge is caused to be caused to be charged to the first electric double layer capacitor 132.
  • the system control circuit 150 maintains the off command B3 and the function circuit 160 does not operate, the outputs of the second rectifier circuit 40 are all charged by the first electric double layer capacitor 132. Only used for
  • the switching power supply circuit 120 when the switching power supply circuit 120 is operated, the output of the third rectifying circuit 141 appears, and the output of the third rectifying circuit 141 is connected to the second electric double layer capacitor 143 through the second charging circuit 142. ), The charging voltage V2 of the second electric double layer capacitor 143 increases.
  • the first voltage detection circuit 134 At the time point T12, since the charging voltage V1 of the first electric double layer capacitor 132 reaches the charging end voltage VH, the first voltage detection circuit 134 generates a power-off command B1 to generate a first logic. Transfer to circuit 135. The first logic circuit 135 receiving the power cutoff command B1 from the first voltage detection circuit 134 generates the power cutoff signal B because the system control circuit 150 is in the OFF command B3 state. It is transferred to the second logic circuit 145 through the photocoupler 170. On the other hand, in order to charge the first electric double layer capacitor 132 in a state where the charging voltage V2 of the second electric double layer capacitor 143 has not yet reached the charging start voltage VL at the time point T11, 120) worked. Therefore, since the charging voltage V2 of the second electric double layer capacitor 143 has not yet reached the charging start voltage VL, the second voltage detection circuit 144 is in the state of the power cutoff command B2.
  • the second logic circuit 145 that receives the power cutoff signal B through the photocoupler 170 has a bias current IB because the second voltage detection circuit 144 is in the power cutoff command B2 state. By interrupting the operation of the switching power supply circuit 120 is stopped.
  • the first charging circuit 131 stops charging the voltage V1 of the first electric double layer capacitor 132. Charging is performed in the constant current charging mode until the voltage VH is reached, and when the charging end voltage VH is reached, charging is terminated without switching to constant voltage charging. In addition, since the charging voltage V2 of the second electric double layer capacitor 143 has not yet reached the charging end voltage VH, the second charging circuit 142 charges in the constant current charging mode and charges the voltage V2. Charging is terminated in a state in which the charging end voltage VH is not reached.
  • the charging circuit charges the electric double layer capacitor through constant current charging, and does not perform constant voltage charging with large power loss.
  • the charging efficiency can be maximized.
  • the standby power reduction apparatus when the operation of the switching power supply circuit 120 is stopped, the power loss measured by the AC power supply 10 becomes zero. Accordingly, the standby power reduction apparatus according to an embodiment of the present invention can make the standby time of the electronic device infinite.
  • FIG. 3 is a detailed circuit diagram of a control circuit of the standby power reduction apparatus according to another embodiment of the present invention.
  • the standby power reduction device shown in FIG. 3 is similar to the standby power reduction device shown in FIG. 1. Therefore, only the differences will be described here.
  • the control circuit 240 includes a third rectifier circuit 241, a second charging circuit 242, a second electric double layer capacitor 243, a second voltage detection circuit 244, and a second circuit.
  • the logic circuit 245 includes a first diode 246 and a second diode 247.
  • the first diode 246 is electrically connected between the second electric double layer capacitor 243 and the second diode 247.
  • the first diode 246 supplies the voltage charged in the second electric double layer capacitor 243 to the power supply of the second voltage detection circuit 244 and the second logic circuit 245 and at the same time the third rectifier circuit 241.
  • the output of is prevented from directly flowing into the second electric double layer capacitor 243.
  • the second diode 247 is electrically connected between the third rectifier circuit 241 and the first diode 246.
  • the second diode 247 supplies the output of the third rectifier circuit 241 to the power supply of the second voltage detection circuit 244 and the second logic circuit 245.
  • the second diode 247 stops the operation of the switching power supply circuit 120 so that the current charged in the second electric double layer capacitor 243 is third rectified without the output of the third rectifier circuit 241. Prevents flow to circuit 241.
  • the power supply of the second voltage detection circuit 244 and the second logic circuit 245 is supplied through the first diode 246 from the charging voltage V2 of the second electric double layer capacitor 243, and further includes a third rectifying circuit. It is also supplied through the second diode 247 from the output of 241.
  • the charging voltage V2 of the second electric double layer capacitor 243 has not yet reached a voltage at which the second voltage detection circuit 244 and the second logic circuit 245 can operate. Since the output voltage of the rectifier circuit 241 is supplied to the power supply of the second voltage detection circuit 244 and the second logic circuit 245, the second voltage detection circuit 244 and the second logic circuit 245 can operate. Do. In addition, the interruption time detection circuit 113 detects that the output voltage of the third rectifier circuit 241 appears at an appropriate level, generates a start power cutoff command CC, and turns off the start power circuit 112. The power efficiency of 110 can be improved.
  • the interruption time detection circuit 113 detects the output of the third rectifier circuit 241 to set the interruption time, and thus, the starting power supply circuit 112 may be used.
  • the supply time of the bias current ib can be shortened. Accordingly, power efficiency can be improved.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Charge And Discharge Circuits For Batteries Or The Like (AREA)
  • Dc-Dc Converters (AREA)

Abstract

The present invention relates to a standby power reduction device which can stop the operation of a switching power supply circuit and supply electric energy charged in an electric double layer capacitor as standby power when electronic equipment is in a standby state, thereby reducing standby power loss. Also, the present invention relates to a standby power reduction device which can maintain a control signal of a signal circuit located in a secondary side of an insulating transformer in a high insulation state and deliver the control signal to a control circuit located in a first side of the insulating transformer, by using a photocoupler. As an example, a standby power reduction device of electronic equipment in which a source ground and equipment ground are maintained by an insulating transformer in an insulation state comprises: a signal circuit using the equipment ground as a ground and generating a control signal; a system control circuit electrically connected to the signal circuit and receiving a user command to control operation of the electronic equipment; a switching power supply circuit using the source ground as a ground and supplying power to the signal circuit through the insulating transformer; a control circuit electrically connected to the switching power supply circuit and receiving the control signal generated by the signal circuit to control the operation of the switching power supply circuit; and a photocoupler located between the signal circuit and control circuit and delivering the control signal generated by the signal circuit to the control circuit while maintaining an insulation state.

Description

대기전력 저감장치Standby power reduction device
본 발명은 대기전력 저감장치에 관한 것이다.The present invention relates to an apparatus for reducing standby power.
마이크로컴퓨터 제어에 의해 제어되는 온/오프 회로는 전자기기가 오프상태에 있을 때에도 마이크로컴퓨터는 계속 동작하면서 사용자의 '온명령'을 기다려야 하기 때문에 전자기기의 전원부를 지속적으로 가동시키지 않을 수 없다. 마이크로컴퓨터가 소비하는 전력은 극히 미세하지만 전원부는 220V의 상용교류전원을 사용하면서도 극히 미세한 전력만을 공급하는 것이 불가능하기 때문에 전원부에서 발생하는 전력 손실은 상당히 많을 수밖에 없고 전자기기가 작동하지 않는 오랜 시간동안 지속적으로 전력손실이 발생한다. 특히 사용자의 감전사고와 같은 안전상의 목적에서 기기 본체의 접지와 전원부 접지 사이에는 4,000V~5,000V에 달하는 고도의 절연이 요구된다.The on / off circuit controlled by the microcomputer control cannot continuously operate the power supply of the electronic device because the microcomputer must continue to operate and wait for the user's 'on command' even when the electronic device is in the off state. The microcomputer consumes very little power, but since the power supply unit uses a 220V commercial AC power supply, it is impossible to supply only very fine power, so the power loss generated by the power supply unit is quite large and the electronic device does not operate for a long time. Power loss continuously occurs. In particular, for safety purposes, such as a user's electric shock, a high level of insulation between 4,000 V and 5,000 V is required between the ground of the main body and the power supply.
이에 따라, 정전용량이 큰 전기이중층커패시터를 이용하여 전자기기가 '온상태'일 때 전기이중층커패시터에 충전하고, 전자기기가 '오프상태'일 때 전기이중층커패시터에 충전된 전기 에너지를 이용하여 마이크로 컴퓨터에 전력을 공급한다. 그러나, 고도의 절연이 요구되는 기기의 경우에는 절연트랜스의 2차측으로부터 1차측으로 전기에너지를 전달하는 것은 결코 용이하지 않다.Accordingly, the electric double layer capacitor having a large capacitance is used to charge the electric double layer capacitor when the electronic device is in the 'on state', and the electric energy charged in the electric double layer capacitor when the electronic device is in the 'off state' using the micro Power up your computer. However, for equipment requiring a high degree of insulation, it is never easy to transfer electrical energy from the secondary side to the primary side of the insulation transformer.
본 발명은 대기전력 손실을 줄일 수 있는 대기전력 저감장치를 제공하는데 있다.The present invention is to provide a standby power reduction device that can reduce the standby power loss.
본 발명에 의한 절연트랜스에 의해 전원접지와 기기접지가 절연 상태를 유지하는 전자기기의 대기전력 저감장치는 상기 기기접지를 접지로 사용하며, 제어신호를 발생시키는 신호회로; 상기 신호회로에 전기적으로 연결되며, 사용자의 명령을 받아 전자기기의 작동을 제어하는 시스템 제어회로; 상기 전원접지를 접지로 사용하며, 상기 절연트랜스를 통해 상기 신호회로에 전원을 공급하는 스위칭 전원회로; 상기 스위칭 전원회로에 전기적으로 연결되며, 상기 신호회로에서 발생된 제어신호를 받아 스위칭 전원회로의 동작을 제어하는 제어회로; 및 상기 신호회로와 제어회로 사이에 위치하며, 상기 신호회로에서 발생된 제어신호를 절연 상태를 유지하며 제어회로에 전달하는 포토커플러를 포함한다.An apparatus for reducing standby power of an electronic device in which a power ground and a device ground are insulated by an insulation transformer according to the present invention comprises: a signal circuit using the device ground as a ground and generating a control signal; A system control circuit electrically connected to the signal circuit and controlling an operation of the electronic device in response to a user's command; A switching power supply circuit using the power ground as a ground and supplying power to the signal circuit through the insulation transformer; A control circuit electrically connected to the switching power supply circuit and controlling a operation of the switching power supply circuit by receiving a control signal generated from the signal circuit; And a photo coupler positioned between the signal circuit and the control circuit and transferring the control signal generated from the signal circuit to the control circuit while maintaining an insulation state.
상기 신호회로는 제 1 충전회로; 상기 제 1 충전회로에 의해 전기 에너지가 충전되는 제 1 전기이중층커패시터; 상기 제 1 전기이중층커패시터의 충전전압을 안정된 전압으로 변환하는 전압변환회로; 상기 제 1 전기이중층커패시터의 충전전압을 검출하여 제어명령을 발생시키는 제 1 전압검출회로; 및 상기 제 1 전압검출회로의 제어명령을 받아 제어신호를 발생시키는 제 1 논리회로를 포함한다.The signal circuit includes a first charging circuit; A first electric double layer capacitor in which electric energy is charged by the first charging circuit; A voltage conversion circuit converting the charging voltage of the first electric double layer capacitor into a stable voltage; A first voltage detection circuit detecting a charging voltage of the first electric double layer capacitor and generating a control command; And a first logic circuit configured to generate a control signal in response to a control command of the first voltage detection circuit.
상기 제 1 충전회로는 전자기기가 작동하고 있을 때는 정전류충전에서 정전압충전의 단계를 거치면서 상기 제 1 전기이중층커패시터를 만충전시키고, 전자기기가 작동하지 않을 때는 정전류충전만 실시할 수 있다.When the electronic device is in operation, the first electric double layer capacitor may be fully charged while the electronic device is in operation, and the constant current charging may be performed while the electronic device is not operated.
상기 제 1 전압검출회로는 상기 제 1 전기이중층커패시터의 충전전압이 충전개시전압에 도달하면 전원가동명령을 발생시키고, 충전전압이 충전종료전압에 도달할 때까지 그 상태를 유지할 수 있다. 또한, 상기 제 1 전압검출회로는 상기 제 1 전기이중층커패시터의 충전전압이 충전종료전압에 도달하면 전원차단명령을 발생시키고, 충전전압이 충전개시전압에 도달할 때까지 그 상태를 유지할 수 있다.The first voltage detection circuit may generate a power operation command when the charging voltage of the first electric double layer capacitor reaches the charging start voltage, and maintain the state until the charging voltage reaches the charging end voltage. The first voltage detection circuit may generate a power interruption command when the charging voltage of the first electric double layer capacitor reaches the charging end voltage, and maintain the state until the charging voltage reaches the charging start voltage.
상기 신호회로는 상기 제 1 전기이중층커패시터의 충전개시전압 및 충전종료전압을 상기 제 1 전압검출회로, 제 1 논리회로 및 시스템 제어회로가 동작 가능한 전압 범위 이내로 설정하여 전압변환회로가 생략될 수 있다.The signal circuit may omit the voltage conversion circuit by setting the charge start voltage and the end voltage of the first electric double layer capacitor within a voltage range within which the first voltage detection circuit, the first logic circuit, and the system control circuit can operate. .
상기 제 1 논리회로는 상기 제 1 전압검출회로의 제어명령과 상기 시스템 제어회로의 제어명령의 논리합을 취하여 제어신호를 발생시킬 수 있다.The first logic circuit may generate a control signal by taking a logical sum of a control command of the first voltage detection circuit and a control command of the system control circuit.
상기 제어회로는 상기 스위칭 전원회로의 출력을 정류하는 제 3 정류회로; 상기 제 3 정류회로의 출력을 받아 제 2 전기이중층커패시터를 충전시키는 제 2 충전회로; 상기 제 2 충전회로에 의해 전기 에너지가 충전되는 제 2 전기이중층커패시터; 상기 제 2 전기이중층커패시터의 충전전압을 검출하여 제어명령을 발생시키는 제 2 전압검출회로; 및 상기 제 2 전압검출회로의 제어명령을 받아 상기 스위칭 전원회로의 동작을 제어하는 제 2 논리회로를 포함한다.The control circuit includes a third rectifier circuit for rectifying the output of the switching power supply circuit; A second charging circuit receiving the output of the third rectifier circuit to charge a second electric double layer capacitor; A second electric double layer capacitor in which electric energy is charged by the second charging circuit; A second voltage detection circuit detecting a charging voltage of the second electric double layer capacitor to generate a control command; And a second logic circuit that receives a control command of the second voltage detection circuit and controls an operation of the switching power supply circuit.
상기 제 2 전압검출회로는 상기 제 2 전기이중층커패시터의 충전전압이 충전개시전압에 도달하면 전원가동명령을 발생시키고, 충전전압이 충전종료전압에 도달할 때까지 그 상태를 유지할 수 있다. 또한, 상기 제 2 전압검출회로는 상기 제 2 전기이중층커패시터의 충전전압이 충전종료전압에 도달하면 전원차단명령을 발생시키고, 충전전압이 충전개시전압에 도달할 때까지 그 상태를 유지할 수 있다.The second voltage detection circuit may generate a power operation command when the charging voltage of the second electric double layer capacitor reaches the charging start voltage, and maintain the state until the charging voltage reaches the charging end voltage. The second voltage detection circuit may generate a power interruption command when the charging voltage of the second electric double layer capacitor reaches the charging end voltage, and maintain the state until the charging voltage reaches the charging start voltage.
상기 제 2 논리회로는 상기 제 2 전압검출회로의 제어명령과 상기 포토커플러를 통해 전달받은 제어신호의 논리합을 취하여 상기 스위칭 전원회로에 바이어스 전류를 공급하거나 공급을 차단할 수 있다. 또한, 상기 제 2 논리회로는 상기 제 2 전기이중층커패시터에 충전된 전기 에너지를 이용하여 상기 스위칭 전원회로에 바이어스 전류를 공급할 수 있다.The second logic circuit may take a logic sum of a control command of the second voltage detection circuit and a control signal transmitted through the photocoupler to supply a bias current to the switching power supply circuit or cut off the supply. In addition, the second logic circuit may supply a bias current to the switching power supply circuit using electrical energy charged in the second electric double layer capacitor.
상기 제어회로와 스위칭 전원회로 사이에는 기동회로가 전기적으로 더 연결되며, 상기 기동회로는 전자기기가 최초로 교류 전원에 연결될 때 상기 스위칭 전원회로에 바이어스 전류를 공급할 수 있다.A starter circuit is further electrically connected between the control circuit and the switching power supply circuit, and the starter circuit can supply a bias current to the switching power supply circuit when the electronic device is first connected to an AC power source.
상기 기동회로는 트리거신호를 발생시키는 트리거회로; 상기 트리거신호에 의해 턴온되어 상기 스위칭 전원회로에 바이어스 전류를 공급하는 기동전원회로; 상기 기동전원회로를 턴오프 시키는 명령을 내리는 차단시점 검출회로; 상기 차단시점 검출회로의 명령에 의해 기동전원회로를 턴오프 시키는 기동전원 차단회로를 포함한다.The starting circuit includes a trigger circuit for generating a trigger signal; A starting power supply circuit which is turned on by the trigger signal and supplies a bias current to the switching power supply circuit; A interruption time detection circuit for giving a command to turn off the starting power supply circuit; And a starting power interrupting circuit for turning off the starting power supply circuit by the command of the interruption time detecting circuit.
상기 제어회로는 전기 에너지가 충전되는 제 2 전기이중층커패시터를 포함하고, 상기 차단시점 검출회로는 상기 제 2 전기이중층커패시터의 충전전압을 검출하여 상기 기동전원회로의 차단시점을 결정할 수 있다. 또한, 상기 제어회로는 상기 스위칭 전원회로의 출력을 정류하는 제 3 정류회로를 포함하고, 상기 차단시점 검출회로는 상기 제 3 정류회로의 출력을 검출하여 상기 기동전원회로의 차단시점을 결정할 수 있다.The control circuit may include a second electric double layer capacitor charged with electrical energy, and the interruption time detection circuit may detect a charge voltage of the second electric double layer capacitor to determine a break time of the starting power circuit. The control circuit may further include a third rectifier circuit rectifying the output of the switching power supply circuit, and the interruption time detection circuit may detect the output of the third rectifier circuit to determine the interruption time of the starting power supply circuit. .
상기 차단시점 검출회로는 상기 기동전원회로가 턴온되었을 때만 동작할 수 있다.The interruption time detection circuit may operate only when the starting power supply circuit is turned on.
본 발명의 일 실시예에 따른 대기전력 저감장치는 대기상태일 때 스위칭 전원회로의 동작을 중지시키고 전기이중층커패시터에 충전된 전기 에너지로 대기전력을 공급함으로써 전력손실을 최소화할 수 있다. The standby power reduction apparatus according to an embodiment of the present invention can minimize the power loss by stopping the operation of the switching power supply circuit in the standby state and supplying standby power with electrical energy charged in the electric double layer capacitor.
또한, 본 발명의 일 실시예에 따른 대기전력 저감장치는 포토커플러를 사용함으로써 신호회로에서 발생된 제어신호를 절연 상태를 유지하며 제어회로에 전달할 수 있다.In addition, the standby power reduction apparatus according to an embodiment of the present invention can transmit the control signal generated in the signal circuit to the control circuit while maintaining the insulation state by using a photo coupler.
도 1은 본 발명의 일 실시예에 따른 대기전력 저감장치를 도시한 회로도이다.1 is a circuit diagram illustrating a standby power reduction apparatus according to an embodiment of the present invention.
도 2a는 도 1에 도시된 기동회로의 상세 회로도이다. FIG. 2A is a detailed circuit diagram of the starting circuit shown in FIG. 1.
도 2b는 도 1에 도시된 신호회로의 상세 회로도이다. FIG. 2B is a detailed circuit diagram of the signal circuit shown in FIG. 1.
도 2c는 도 2b에 도시된 제 1 전기이중층커패시터의 충전특성을 나타낸 그래프이다.FIG. 2C is a graph showing charging characteristics of the first electric double layer capacitor shown in FIG. 2B.
도 2d는 도 2b에 도시된 제 1 전압검출회로의 동작을 설명하기 위한 순서도이다.FIG. 2D is a flowchart for describing an operation of the first voltage detection circuit shown in FIG. 2B.
도 2e는 도 1에 도시된 제어회로의 상세 회로도이다.FIG. 2E is a detailed circuit diagram of the control circuit shown in FIG. 1.
도 2f 및 도 2g는 도 1에 도시된 대기전력 저감장치의 동작을 설명하기 위한 타임챠트이다.2F and 2G are time charts for describing an operation of the standby power reduction device shown in FIG. 1.
도 3은 본 발명의 다른 실시예에 따른 대기전력 저감장치 중 제어회로의 상세 회로도이다.3 is a detailed circuit diagram of a control circuit of the standby power reduction apparatus according to another embodiment of the present invention.
본 발명이 속하는 기술 분야에서 통상의 지식을 가진 자가 본 발명을 용이하게 실시할 수 있을 정도로 본 발명의 바람직한 실시예를 첨부된 도면을 참조하여 상세하게 설명하면 다음과 같다.Hereinafter, exemplary embodiments of the present invention will be described in detail with reference to the accompanying drawings such that those skilled in the art may easily implement the present invention.
도 1은 본 발명의 일 실시예에 따른 대기전력 저감장치를 도시한 회로도이다.1 is a circuit diagram illustrating a standby power reduction apparatus according to an embodiment of the present invention.
도 1을 참조하면, 본 발명의 일 실시예에 따른 대기전력 저감장치는 기동회로(110), 스위칭 전원회로(120), 신호회로(130), 제어회로(140), 시스템 제어회로(150), 기능회로(160) 및 포토커플러(170)를 포함한다.Referring to FIG. 1, an apparatus for reducing standby power according to an exemplary embodiment of the present invention may include a start circuit 110, a switching power supply circuit 120, a signal circuit 130, a control circuit 140, and a system control circuit 150. , A function circuit 160 and a photo coupler 170.
상기 기동회로(110)는 전자기기가 최초로 교류 전원(10)에 연결될 때, 스위칭 전원회로(120)에 바이어스 전류(ib)를 공급하는 역할을 한다.The starting circuit 110 supplies a bias current ib to the switching power supply circuit 120 when the electronic device is first connected to the AC power supply 10.
도 2a는 도 1에 도시된 기동회로의 상세 회로도이다. FIG. 2A is a detailed circuit diagram of the starting circuit shown in FIG. 1.
도 2a를 참조하면, 상기 기동회로(110)는 트리거회로(111), 기동전원회로(112), 차단시점 검출회로(113) 및 기동전원 차단회로(114)를 포함한다.Referring to FIG. 2A, the starter circuit 110 includes a trigger circuit 111, a starter power circuit 112, a cutoff time detection circuit 113, and a starter power shutoff circuit 114.
상기 트리거회로(111)는 전자기기의 전원코드가 최초로 교류 전원(10)에 연결될 때, 제 1 정류회로(20)의 출력전압의 변화를 감지하여 트리거신호(VT)를 발생시켜 기동전원회로(112)를 턴온 시킨다.The trigger circuit 111 detects a change in the output voltage of the first rectifier circuit 20 when the power cord of the electronic device is first connected to the AC power source 10, and generates a trigger signal VT to generate a start power circuit ( Turn on 112).
상기 기동전원회로(112)는 상기 트리거회로(111)에서 발생된 트리거신호(VT)에 의해 턴온되어 스위칭 전원회로(120)에 바이어스 전류(ib)를 공급하는 동시에 차단시점 검출회로(113)에 전원을 공급한다. 여기서, 차단시점 검출회로(113)의 명령에 의해 기동전원 차단회로(114)가 기동전원회로(112)의 작동을 차단시킬 때까지 상기 기동전원회로(112)는 그 상태를 유지한다. The starting power supply circuit 112 is turned on by the trigger signal VT generated by the trigger circuit 111 to supply the bias current ib to the switching power supply circuit 120 and to the interruption time detection circuit 113. Supply power. Here, the starting power supply circuit 112 maintains the state until the starting power supply interrupting circuit 114 interrupts the operation of the starting power supply circuit 112 by the command of the interruption time detection circuit 113.
상기 기동전원회로(112)가 스위칭 전원회로(120)에 공급하는 바이어스 전류(ib)는 교류 전원(10)의 상용교류전압을 직접 정류한 매우 높은 전압을 이용하므로 전력효율이 매우 낮다. 또한, 상기 기동전원회로(112)는 제 2 전기이중층커패시터(143)의 용량과 제 2 충전회로(142)의 정전류충전시 충전전류(IM) 및 기동회로차단전압(VC)에 따라 턴온을 유지하는 시간이 달라질 수 있다. 그러나, 상기 기동전원회로(112)는 전원코드가 최초로 교류 전원(10)에 연결될 때만 스위칭 전원회로(120)에 바이어스 전류(ib)를 공급하기 때문에 전력효율은 크게 중요하지 않다. The bias current ib supplied by the starting power supply circuit 112 to the switching power supply circuit 120 uses a very high voltage that directly rectifies the commercial AC voltage of the AC power supply 10, and thus has low power efficiency. In addition, the starting power supply circuit 112 maintains turn-on according to the capacity of the second electric double layer capacitor 143 and the charging current IM and the starting circuit breaking voltage VC during the constant current charging of the second charging circuit 142. The time it takes may vary. However, since the starting power supply circuit 112 supplies the bias current ib to the switching power supply circuit 120 only when the power cord is first connected to the AC power supply 10, power efficiency is not important.
상기 차단시점 검출회로(113)는 상기 기동전원회로(112)에서 공급되는 전원에 의해 작동하므로 상기 기동전원회로(112)가 가동되는 동안에만 작동한다. 상기 차단시점 검출회로(113)는 제 2 전기이중층커패시터(143)의 충전전압(V2)을 검출하여, 충전전압(V2)이 기동회로차단전압(VC)보다 높으면 기동전원차단명령(CC)을 발생시켜 기동전원 차단회로(114)에 전달한다.Since the interruption time detection circuit 113 operates by the power supplied from the start power supply circuit 112, it operates only while the start power supply circuit 112 is operated. The interruption time detection circuit 113 detects the charging voltage V2 of the second electric double layer capacitor 143 and, if the charging voltage V2 is higher than the starting circuit breaking voltage VC, starts the power supply blocking command CC. To the starting power interrupting circuit 114.
상기 기동전원 차단회로(114)는 상기 차단시점 검출회로(113)로부터 기동전원차단명령(CC)을 받으면 기동전원차단신호(CS)를 발생시켜 기동전원회로(112)를 턴오프 시킨다. 상기 기동전원회로(112)가 턴오프되면, 스위칭 전원회로(120)는 오직 제어회로(140)에서 공급되는 바이어스 전류(IB)에 의해서만 가동되거나 또는 차단된다. 이와 같이 턴오프된 기동전원회로(112)는 전원코드를 뽑아 교류 전원(10)을 강제로 차단했다가 다시 연결하거나 또는 정전으로 인하여 교류 전원(10)의 공급이 중단되었다가 재공급 되는 경우가 아니면 다시 동작하지 않는다.When the start power cutoff circuit 114 receives the start power cutoff command CC from the cutoff time detection circuit 113, the start power cutoff circuit CS generates a start power cutoff signal CS to turn off the start power cutoff circuit 112. When the starting power supply circuit 112 is turned off, the switching power supply circuit 120 is only activated or cut off by the bias current IB supplied from the control circuit 140. The turn-off start power circuit 112 is forcibly cut off and then reconnected to the AC power supply 10 by unplugging the power cord, or the supply of the AC power supply 10 is interrupted and then supplied again due to a power failure. Otherwise it will not work again.
상기 스위칭 전원회로(120)는 기동회로(110) 또는 제어회로(140)에서 공급되는 바이어스 전류에 의해 동작한다. 상기 스위칭 전원회로(120)는 절연트랜스(30)를 통해 제 2 정류회로(40) 및 제 3 정류회로(141)에 교류 전력을 공급한다.The switching power supply circuit 120 operates by a bias current supplied from the starter circuit 110 or the control circuit 140. The switching power supply circuit 120 supplies AC power to the second rectifying circuit 40 and the third rectifying circuit 141 through the isolation transformer 30.
상기 신호회로(130)는 제 2 정류회로(40)의 출력을 이용하여 제 1 전기이중층커패시터(132)를 충전시키고, 상기 제 1 전기이중층커패시터(132)에 충전된 전력을 이용하여 시스템 제어회로(150)에 전원을 공급한다. The signal circuit 130 charges the first electric double layer capacitor 132 by using the output of the second rectifying circuit 40, and uses the power charged in the first electric double layer capacitor 132 to control the system. Supply power to 150.
상기 신호회로(130)는 시스템 제어회로(150)가 기기를 작동시키기 위해 온명령(A3)을 발생시키거나 또는 제 1 전기이중층커패시터(132)의 충전전압(V1)이 충전개시전압(VL)보다 낮으면 전원가동신호(A)를 발생시켜 포토커플러(170)를 통해 제어회로(140)에 전달한다. 또한, 상기 신호회로(130)는 시스템 제어회로(150)가 기기의 작동을 중지시키기 위해 오프명령(B3)을 발생시킨 상태에서 제 1 전기이중층커패시터(132)의 충전전압(V1)이 충전종료전압(VH)보다 높으면 전원차단신호(B)를 발생시켜 포토커플러(170)를 통해 제어회로(140)에 전달한다.The signal circuit 130 generates an on command A3 for the system control circuit 150 to operate the device, or the charging voltage V1 of the first electric double layer capacitor 132 is charged starting voltage VL. If lower, it generates a power operation signal A and transmits it to the control circuit 140 through the photocoupler 170. In addition, the signal circuit 130 ends the charging voltage V1 of the first electric double layer capacitor 132 when the system control circuit 150 generates an off command (B3) to stop the operation of the device. If the voltage is higher than VH, the power cutoff signal B is generated and transmitted to the control circuit 140 through the photocoupler 170.
도 2b는 도 1에 도시된 신호회로의 상세 회로도이다. 도 2c는 도 2b에 도시된 제 1 전기이중층커패시터의 충전특성을 나타낸 그래프이고, 도 2d는 도 2b에 도시된 제 1 전압검출회로의 동작을 설명하기 위한 순서도이다.FIG. 2B is a detailed circuit diagram of the signal circuit shown in FIG. 1. FIG. 2C is a graph showing charging characteristics of the first electric double layer capacitor shown in FIG. 2B, and FIG. 2D is a flowchart illustrating the operation of the first voltage detection circuit shown in FIG. 2B.
도 2b를 참조하면, 상기 신호회로(130)는 제 1 충전회로(131), 제 1 전기이중층커패시터(132), 전압변환회로(133), 제 1 전압검출회로(134) 및 제 1 논리회로(135)를 포함한다.Referring to FIG. 2B, the signal circuit 130 may include a first charging circuit 131, a first electric double layer capacitor 132, a voltage conversion circuit 133, a first voltage detection circuit 134, and a first logic circuit. (135).
상기 제 1 충전회로(131)는 제 2 정류회로(40)의 출력을 이용하여 제 1 전기이중층커패시터(132)를 충전시킨다. The first charging circuit 131 charges the first electric double layer capacitor 132 by using the output of the second rectifier circuit 40.
도 2c를 참조하여, 상기 제 1 충전회로(131)가 제 1 전기이중층커패시터(132)를 충전시키는 과정을 살펴보면 다음과 같다. Referring to FIG. 2C, a process of charging the first electric double layer capacitor 132 by the first charging circuit 131 is as follows.
제 1 전기이중층커패시터(132)는 충전초기에는 충전된 전압이 없기 때문에 과도한 전류의 인입으로 인해 스위칭 전원회로(120)나 제 2 정류회로(40)를 파괴할 위험성이 있으므로, 상기 제 1 충전회로(131)는 정전류충전을 통해 전류(IC)를 적정한 수준(IM)으로 제한하여 상기 스위칭 전원회로(120)나 제 2 정류회로(40)를 보호해야 한다. 또한, 제 1 전기이중층커패시터(132)는 충전전압(V1)이 비록 최고충전전압(VM)에 도달했다 하더라도 장시간에 걸쳐서 지속적으로 전류(IC)를 공급하는 정전압충전을 유지하지 않으면 만충전되지 않는 특징이 있다. 그러나, 장시간에 걸쳐서 이루어지는 정전압충전은 충전효율을 악화시키기 때문에, 고도의 에너지 효율이 요구되는 상황에서 이러한 정전압충전은 바람직하지 못하다.Since the first electric double layer capacitor 132 does not have a charged voltage in the initial stage of charging, there is a risk of breaking the switching power supply circuit 120 or the second rectifier circuit 40 due to the introduction of excessive current. 131 must protect the switching power supply circuit 120 or the second rectifier circuit 40 by limiting the current IC to an appropriate level IM through constant current charging. In addition, the first electric double layer capacitor 132 is not fully charged even if the charging voltage V1 reaches the highest charging voltage VM unless the constant voltage charging continuously supplies the current IC for a long time. There is a characteristic. However, since constant voltage charging over a long time deteriorates charging efficiency, such constant voltage charging is not preferable in a situation where high energy efficiency is required.
따라서, 상기 제 1 충전회로(131)는 기능회로(160)가 작동하고 있을 때는 전류(IC)를 제한하는 정전류충전을 실시한 다음 제 1 전기이중층커패시터(132)의 충전전압(V1)이 최고충전전압(VM)에 도달하면 전압을 제한하는 정전압충전으로 전환하여 제 1 전기이중층커패시터(132)를 만충전시킨다. 그리고 상기 제 1 충전회로(131)는 기능회로(160)가 작동하지 않을 때는 정전류충전을 실시하여 제 1 전기이중층커패시터(132)를 충전시킨 다음 정전압충전을 하지 않으므로써 충전효율을 향상시킬 수 있다.Accordingly, the first charging circuit 131 performs constant current charging that limits the current IC when the function circuit 160 is operating, and then charges the highest voltage V1 of the first electric double layer capacitor 132. When the voltage VM is reached, the first electric double layer capacitor 132 is fully charged by switching to constant voltage charging that limits the voltage. The first charging circuit 131 may improve charging efficiency by performing constant current charging when the functional circuit 160 is not operated to charge the first electric double layer capacitor 132 and then not performing constant voltage charging. .
즉, 기능회로(160)가 작동하고 있을 때는 기능회로(160)에서 소비되는 전력이 크고 정전압충전으로 소비되는 전력은 상대적으로 작아 무시될 수 있으므로, 제 1 충전회로(131)는 정전압충전을 실시하여 제 1 전기이중층커패시터(132)를 만충전 시킨다. 그러나, 기능회로(160)가 작동하지 않을 때는 정전압충전으로 소비되는 전력을 무시할 수 없으므로 상기 제 1 충전회로(131)는 정전압충전을 하지 않음으로써 충전효율을 향상시킬 수 있다.That is, when the function circuit 160 is operating, since the power consumed by the function circuit 160 is large and the power consumed by the constant voltage charging is relatively small, the first charging circuit 131 performs constant voltage charging. To fully charge the first electric double layer capacitor 132. However, since the power consumed by the constant voltage charging cannot be ignored when the function circuit 160 does not operate, the first charging circuit 131 may improve charging efficiency by not performing constant voltage charging.
상기 제 1 전기이중층커패시터(132)는 절연트랜스(30)의 2차측에 위치하고 있으며 기기접지(60)를 공통전위로 하고 있다. 상기 제 1 전기이중층커패시터(132)는 제 1 충전회로(131)를 통해 충전되고, 전압변환회로(133)를 통해 방전하면서 시스템 제어회로(150) 및 신호회로(130)에 전원을 공급한다.The first electric double layer capacitor 132 is located on the secondary side of the insulation transformer 30 and the device ground 60 has a common potential. The first electric double layer capacitor 132 is charged through the first charging circuit 131 and supplies power to the system control circuit 150 and the signal circuit 130 while discharging through the voltage conversion circuit 133.
상기 전압변환회로(133)는 상기 제 1 전기이중층커패시터(132)에 충전된 전기 에너지를 안정된 전압으로 변환하여 시스템 제어회로(150) 및 신호회로(130)에 공급한다. 여기서, 상기 제 1 전기이중층커패시터(132)는 충전된 전기 에너지의 양에 따라서 충전전압(V1)이 크게 변동하기 때문에 상기 전압변환회로(130)가 제 1 전기이중층커패시터(132)에 충전된 전기 에너지를 안정된 전압으로 변환하는 역할을 한다.The voltage conversion circuit 133 converts the electric energy charged in the first electric double layer capacitor 132 into a stable voltage and supplies it to the system control circuit 150 and the signal circuit 130. Here, since the charging voltage V1 fluctuates greatly according to the amount of charged electrical energy, the voltage conversion circuit 130 charges the first electric double layer capacitor 132 in the first electric double layer capacitor 132. It converts energy into a stable voltage.
상기 전압변환회로(133)는 통상의 DC/DC 컨버터나 정전압회로를 사용할 수 있다. 또한, 시스템 제어회로(150)와 신호회로(130)의 동작 가능한 전원전압의 범위가 제 1 전기이중층커패시터(132)의 충전전압(V1)의 변동 범위 안에 있을 경우에는, 상기 제 1 전기이중층커패시터(132)의 충전개시전압(VL)과 충전종료전압(VH)을 시스템 제어회로(150)와 신호회로(130)가 안정하게 동작 가능한 전원전압 범위 이내로 설정함으로써 전압변환회로(133)를 생략할 수 있다.The voltage conversion circuit 133 may use a conventional DC / DC converter or a constant voltage circuit. In addition, when the range of the operating power supply voltage of the system control circuit 150 and the signal circuit 130 is within the fluctuation range of the charging voltage V1 of the first electric double layer capacitor 132, the first electric double layer capacitor. The voltage conversion circuit 133 can be omitted by setting the charging start voltage VL and the charging end voltage VH within the power supply voltage range in which the system control circuit 150 and the signal circuit 130 can operate stably. Can be.
상기 제 1 전압검출회로(134)는 제 1 전기이중층커패시터(132)에 충전된 충전전압(V1)을 검출하여 충전전압(V1)이 충전개시전압(VL)보다 낮으면 전원가동명령(A1)을 발생시키고, 충전전압(V1)이 충전종료전압(VH)보다 높으면 전원차단명령(B1)을 발생시켜 제 1 논리회로(135)에 전달한다.The first voltage detection circuit 134 detects the charging voltage V1 charged in the first electric double layer capacitor 132, and when the charging voltage V1 is lower than the charging start voltage VL, the power operation command A1. When the charging voltage (V1) is higher than the charging end voltage (VH) generates a power supply cutoff command (B1) and transfers to the first logic circuit 135.
도 2d를 참조하여, 상기 제 1 전압검출회로(134)의 동작을 설명하기로 한다.Referring to FIG. 2D, the operation of the first voltage detection circuit 134 will be described.
상기 제 1 전압검출회로(134)는 제 1 전기이충층커패시터(132)에 충전된 충전전압(V1)을 검출하여 충전전압(V1)이 충전개시전압(VL)보다 낮으면(S1) 전원가동명령(A1)을 발생(S3)시킨 후, 충전전압(V1)이 충전종료전압(VH)에 도달할 때까지 그 상태를 유지한다. 그리고, 상기 제 1 전압검출회로(134)는 충전전압(V1)이 충전종료전압(VH)보다 높으면(S2) 전원차단명령(B1)을 발생(S4)시킨 후, 충전전압(V1)이 충전개시전압(VL)에 도달할 때까지 그 상태를 유지한다. 이와 같이, 제 1 전압검출회로(134)는 상기의 동작을 영구적으로 반복한다.The first voltage detection circuit 134 detects the charging voltage V1 charged in the first electrically charged layer capacitor 132 and operates when the charging voltage V1 is lower than the charging start voltage VL (S1). After generating the command A1 (S3), the state is maintained until the charging voltage V1 reaches the charging end voltage VH. When the charging voltage V1 is higher than the charging end voltage VH (S2), the first voltage detecting circuit 134 generates a power cut command B1 (S4) and then charges the charging voltage V1. The state is maintained until the start voltage VL is reached. As such, the first voltage detection circuit 134 permanently repeats the above operation.
상기 제 1 논리회로(135)는 제 1 전압검출회로(134)의 전원가동명령(A1) 또는 전원차단명령(B1)과 시스템 제어회로(150)의 온명령(A3) 또는 오프명령(B3)의 논리합(OR)을 구하여 전원가동신호(A) 또는 전원차단신호(B)를 발생시켜 포토커플러(170)를 통해 제어회로(140)에 전달한다. 다시 말해, 시스템 제어회로(150)로부터 온명령(A3)이 있거나 또는 제 1 전압검출회로(134)로부터 전원가동명령(A1)이 있으면 전원가동신호(A)를 발생시키고, 시스템 제어회로(150)로부터 오프명령(B3)을 받고 제 1 전압검출회로(134)로부터 전원차단명령(B1)을 받은 경우에만 전원차단신호(B)를 발생시켜 포토커플러(170)를 통해 제어회로(140)에 전달한다. The first logic circuit 135 may include a power up command A1 or a power down command B1 of the first voltage detection circuit 134 and an on command A3 or an off command B3 of the system control circuit 150. The logical sum OR is generated to generate the power operation signal A or the power cutoff signal B and transmit the generated power operation signal A or the power cutoff signal B to the control circuit 140 through the photocoupler 170. In other words, if there is an on command A3 from the system control circuit 150 or if there is a power supply command A1 from the first voltage detection circuit 134, the power source operation signal A is generated and the system control circuit 150 is generated. Only when the off command B3 is received and the power cutoff command B1 is received from the first voltage detection circuit 134, the power cutoff signal B is generated to the control circuit 140 through the photocoupler 170. To pass.
상기 제 1 논리회로(135)에서 발생하는 전원가동신호(A) 및 전원차단신호(B)를 특정의 디지털 코드로 만들거나, 전원가동신호(A)는 온상태 전원차단신호(B)는 오프상태로 만들 수 있으나, 본 발명에서 그 신호의 형태를 한정하는 것은 아니다.The power operation signal A and the power cut-off signal B generated by the first logic circuit 135 are made into a specific digital code, or the power operation signal A is turned on and the power cut-off signal B is turned off. State, but the present invention does not limit the form of the signal.
상기 제어회로(140)는 포토커플러(170)를 통해 전달되는 제어신호(A/B)를 전달받아 스위칭 전원회로(120)에 바이어스 전류(IB)를 공급하거나 차단한다. 또한, 제어회로(140)는 제 2 전기이중층커패시터(143)의 재충전을 위해 스위칭 전원회로(120)를 작동시키거나 작동을 중지시킬 수 있다.The control circuit 140 receives the control signal A / B transmitted through the photocoupler 170 to supply or block the bias current IB to the switching power supply circuit 120. In addition, the control circuit 140 may operate or deactivate the switching power supply circuit 120 to recharge the second electric double layer capacitor 143.
도 2e는 도 1에 도시된 제어회로의 상세 회로도이다.FIG. 2E is a detailed circuit diagram of the control circuit shown in FIG. 1.
도 2e를 참조하면, 제어회로(140)는 제 3 정류회로(141), 제 2 충전회로(142), 제 2 전기이중층커패시터(143), 제 2 전압검출회로(144) 및 제 2 논리회로(145)를 포함한다.Referring to FIG. 2E, the control circuit 140 includes a third rectifier circuit 141, a second charging circuit 142, a second electric double layer capacitor 143, a second voltage detection circuit 144, and a second logic circuit. 145.
상기 제 3 정류회로(141)는 절연트랜스(30)의 제 3 권선(33)을 통해 나타나는 스위칭 전원회로(120)의 출력을 정류하여 제 2 충전회로(142)에 공급한다.The third rectifier circuit 141 rectifies and outputs the output of the switching power supply circuit 120 appearing through the third winding 33 of the insulation transformer 30 to the second charging circuit 142.
상기 제 2 충전회로(142)는 상기 제 3 정류회로(141)의 출력을 이용하여 제 2 전기이중층커패시터(143)를 충전시킨다. 상기 제 2 충전회로(142)의 구체적인 동작은 제 1 충전회로(131)의 동작과 같으므로 중복된 설명은 생략하기로 한다.The second charging circuit 142 charges the second electric double layer capacitor 143 using the output of the third rectifier circuit 141. Since the detailed operation of the second charging circuit 142 is the same as the operation of the first charging circuit 131, duplicated description will be omitted.
상기 제 2 전기이중층커패시터(143)는 전원접지(50)를 공통전위로 하고 있으며, 상기 제 2 충전회로(142)에 의해 충전된다. 상기 제 2 전기이중층커패시터(143)의 충전전압(V2)은 제어회로(140)의 전원 및 스위칭 전원회로(120)의 바이어스 전류(IB)로 공급된다. 상기 제 2 전기이중층커패시터(143)의 충전개시전압(VL) 및 충전종료전압(VH)은 제어회로(140)가 원만한 동작을 유지할 수 있는 전압범위 이내로 설정할 수 있다. 만약, 상기 제 2 전기이중층커패시터(143)의 충전개시전압(VL) 및 충전종료전압(VH)을 제어회로(140)가 원만한 동작을 유지할 수 있는 전압범위 이내로 설정할 수 없을 경우에는, 상기 제 2 전기이중층커패시터(143)에 전압변환회로(미도시)를 전기적으로 더 연결하여 사용할 수 있다.The second electric double layer capacitor 143 has the power ground 50 at a common potential and is charged by the second charging circuit 142. The charging voltage V2 of the second electric double layer capacitor 143 is supplied to the power supply of the control circuit 140 and the bias current IB of the switching power supply circuit 120. The charging start voltage VL and the charging end voltage VH of the second electric double layer capacitor 143 may be set within a voltage range in which the control circuit 140 may maintain smooth operation. If the charging start voltage VL and the charging end voltage VH of the second electric double layer capacitor 143 cannot be set within a voltage range in which the control circuit 140 can maintain a smooth operation, the second A voltage conversion circuit (not shown) may be further electrically connected to the electric double layer capacitor 143.
상기 제 2 전압검출회로(144)는 제 2 전기이중층커패시터(143)의 충전전압(V2)을 검출하여 충전전압(V2)이 충전개시전압(VL)보다 낮으면 전원가동명령(A2)을 발생시키고, 충전전압(V2)이 충전종료전압(VH)보다 높으면 전원차단명령(B2)을 발생시켜 제 2 논리회로(145)에 전달한다. 상기 제 2 전압검출회로(144)의 구체적인 동작은 제 1 전압검출회로(134)의 동작과 같으므로 중복된 설명은 생략하기로 한다.The second voltage detection circuit 144 detects the charging voltage V2 of the second electric double layer capacitor 143 and generates a power operation command A2 when the charging voltage V2 is lower than the charging start voltage VL. When the charging voltage V2 is higher than the charging end voltage VH, a power cutoff command B2 is generated and transferred to the second logic circuit 145. Since the detailed operation of the second voltage detection circuit 144 is the same as the operation of the first voltage detection circuit 134, duplicate description thereof will be omitted.
상기 제 2 논리회로(145)는 제 2 전압검출회로(144)로부터 전달받은 전원가동명령(A2) 또는 전원차단명령(B2)과 포토커플러(170)를 통해 전달되는 신호회로(130)의 전원가동신호(A) 또는 전원차단신호(B)의 논리합(OR)을 구해 스위칭 전원회로(120)의 바이어스 전류(IB)를 공급하거나 차단한다. The second logic circuit 145 is a power supply of the power supply command A2 or power cutoff command B2 received from the second voltage detection circuit 144 and the signal circuit 130 transmitted through the photocoupler 170. The logic sum OR of the movable signal A or the power cutoff signal B is obtained to supply or cut off the bias current IB of the switching power supply circuit 120.
예를 들어, 포토커플러(170)를 통해 전달되는 신호가 전원가동신호(A)이거나 또는 제 2 전압검출회로(144)에서 전달되는 명령이 전원가동명령(A2)이면, 제 2 논리회로(145)는 스위칭 전원회로(120)에 바이어스 전류(IB)를 공급하여 스위칭 전원회로(120)를 작동시킨다. 또한, 포토커플러(170)를 통해 전달되는 신호가 전원차단신호(B)이고 제 2 전압검출회로(144)에서 전달되는 명령이 전원차단명령(B2)이면, 제 2 논리회로(145)는 스위칭 전원회로(120)에 공급되는 바이어스 전류(IB)를 차단하여 스위칭 전원회로(120)의 작동을 중지시킨다.For example, if the signal transmitted through the photocoupler 170 is the power operation signal A or the command transmitted from the second voltage detection circuit 144 is the power operation command A2, the second logic circuit 145. ) Supplies the bias current IB to the switching power supply circuit 120 to operate the switching power supply circuit 120. In addition, when the signal transmitted through the photocoupler 170 is a power cutoff signal B and the command transmitted from the second voltage detection circuit 144 is a power cutoff command B2, the second logic circuit 145 switches. The operation of the switching power supply circuit 120 is stopped by blocking the bias current IB supplied to the power supply circuit 120.
상기 시스템 제어회로(150)는 사용자의 명령에 따라 온명령(A3) 또는 오프명령(B3)을 발생시켜 기능회로(160)에 전달한다. 즉, 사용자가 시스템 제어회로(150)에 전자기기를 작동시킬 것을 명령하면, 상기 시스템 제어회로(150)는 온명령(A3)을 발생시켜 기능회로(160)에 전달하여 기능회로(160)를 작동시킨다. 반대로 사용자가 시스템 제어회로(150)에 전자기기의 작동을 중지시킬 것을 명령하면, 상기 시스템 제어회로(150)는 오프명령(B3)을 발생시켜 기능회로(160)에 전달하여 기능회로(160)의 작동을 중지시킨다.The system control circuit 150 generates and transmits an on command A3 or an off command B3 according to a user's command to the function circuit 160. That is, when the user instructs the system control circuit 150 to operate the electronic device, the system control circuit 150 generates an on command A3 and transmits the function command to the function circuit 160 to transmit the function circuit 160. It works. On the contrary, when the user instructs the system control circuit 150 to stop the operation of the electronic device, the system control circuit 150 generates an off command B3 and transmits it to the function circuit 160 to transmit the function circuit 160. Stop the operation.
상기 기능회로(160)는 상기 시스템 제어회로(150)의 명령을 받아 작동하거나 작동을 중지한다. 상기 기능회로(160)는 전자기기의 전체적인 기능을 수행하는 회로이다.The function circuit 160 operates or stops operating under the command of the system control circuit 150. The function circuit 160 is a circuit that performs the overall function of the electronic device.
상기 포토커플러(170)는 신호회로(130)에서 발생하는 전원가동신호(A) 또는 전원차단신호(B)를 고도의 절연이 유지되는 상태로 제어회로(140)에 전달한다.The photocoupler 170 transmits the power operation signal A or the power interruption signal B generated from the signal circuit 130 to the control circuit 140 in a state where high insulation is maintained.
도 2f 및 도 2g는 도 1에 도시된 대기전력 저감장치의 동작을 설명하기 위한 타임챠트이다.2F and 2G are time charts for describing an operation of the standby power reduction device shown in FIG. 1.
도 2f 및 도 2g를 참조하여, 상기와 같은 구성을 갖는 대기전력 저감장치의 동작을 설명하면 다음과 같다.Referring to Figure 2f and Figure 2g, the operation of the standby power reduction device having the configuration as described above is as follows.
T0의 시점에서, 전자기기의 전원코드를 교류 전원(10)에 연결하면 제 1 정류회로(20)는 교류전압을 높은 직류전압으로 정류시키고, 상기 직류전압은 스위칭 전원회로(120)와 기동회로(110)에 공급된다. 이 때, 절연트랜스(30)의 1차측에 위치한 제어회로(140)와 2차측에 위치한 모든 회로에는 전압이 인가되지 않는다. 또한, 제 1 전기이중층커패시터(132)와 제 2 전기이중층커패시터(143)에는 충전된 전압이 없으므로 회로는 동작하지 않고, 제어회로(140)에서 바이어스 전류(IB)가 공급되지 않기 때문에 스위칭 전원회로(120)도 동작하지 않는다. 상기 기동회로(110)에 높은 직류전원이 공급되면, 트리거회로(111)는 트리거신호(VT)를 발생시켜 기동전원회로(112)를 턴온 시키고, 상기 기동전원회로(112)는 높은 직류전압을 이용하여 스위칭 전원회로(120)에 바이어스 전류(ib)를 공급함으로써 상기 스위칭 전원회로(120)를 동작시킨다. At the time point T0, when the power cord of the electronic device is connected to the AC power source 10, the first rectifying circuit 20 rectifies the AC voltage to a high DC voltage, and the DC voltage is connected to the switching power supply circuit 120 and the starting circuit. Supplied to 110. At this time, no voltage is applied to the control circuit 140 located at the primary side of the insulation transformer 30 and all the circuits located at the secondary side. In addition, since there is no charged voltage in the first electric double layer capacitor 132 and the second electric double layer capacitor 143, the circuit does not operate and the switching power supply circuit because the bias current IB is not supplied from the control circuit 140. 120 also does not work. When a high DC power is supplied to the start circuit 110, the trigger circuit 111 generates a trigger signal VT to turn on the start power circuit 112, and the start power circuit 112 generates a high DC voltage. The switching power supply circuit 120 is operated by supplying a bias current ib to the switching power supply circuit 120.
상기 스위칭 전원회로(120)가 동작함으로써 절연트랜스(30)의 제 2 권선(32)과 제 3 권선(33)에는 각각 스위칭 전원회로(120)의 출력이 나타난다. 절연트랜스(30)의 제 2 권선(32)에 나타난 스위칭 전원회로(120)의 출력은 제 2 정류회로(40)에 의해 정류되어 기능회로(160)와 신호회로(130)에 공급되지만, 아직 시스템 제어회로(150)로부터 온명령(A3)이 없으므로 기능회로(160)는 동작하지 않는다. 신호회로(130)에 공급된 제 2 정류회로(40)의 출력은 제 1 충전회로(131)에 의해 제 1 전기이중층커패시터(132)에 충전된다. 이때, 제 1 충전회로(131)는 정전류충전을 통해 제 1 전기이중층커패시터(132)를 급속하게 충전시킨다. 절연트랜스(30)의 제 3 권선(33)에 나타난 스위칭 전원회로(120)의 출력은 제 3 정류회로(141)에 의해 정류되고 제 2 충전회로(142)를 통해 제 2 전기이중층커패시터(143)에 충전된다. 이때, 제 2 충전회로(142)는 정전류충전을 통해 제 2 전기이중층커패시터(143)를 급속하게 충전시킨다.As the switching power supply circuit 120 operates, the output of the switching power supply circuit 120 appears in the second winding 32 and the third winding 33 of the insulation transformer 30, respectively. The output of the switching power supply circuit 120 shown in the second winding 32 of the isolation transformer 30 is rectified by the second rectifying circuit 40 and supplied to the function circuit 160 and the signal circuit 130, but is still present. Since there is no on command A3 from the system control circuit 150, the function circuit 160 does not operate. The output of the second rectifier circuit 40 supplied to the signal circuit 130 is charged to the first electric double layer capacitor 132 by the first charging circuit 131. In this case, the first charging circuit 131 rapidly charges the first electric double layer capacitor 132 through constant current charging. The output of the switching power supply circuit 120 shown in the third winding 33 of the insulated transformer 30 is rectified by the third rectifying circuit 141 and the second electric double layer capacitor 143 through the second charging circuit 142. ) Is charged. At this time, the second charging circuit 142 rapidly charges the second electric double layer capacitor 143 through the constant current charging.
T1의 시점에서, 제 1 전기이중층커패시터(132)의 충전전압(V1)이 전압변환회로(133)를 동작시킬 수 있는 전압(VS)에 도달하면, 상기 전압변환회로(133)가 동작하여 제 1 전압검출회로(134), 제 1 논리회로(135) 및 시스템 제어회로(150)에 전원을 공급한다. 상기 제 1 전압검출회로(134)는 제 1 전기이중층커패시터(132)의 충전전압(V1)을 검출하고, 상기 충전전압(V1)이 충전개시전압(VL)보다 낮으므로 전원가동명령(A1)을 발생시켜 제 1 논리회로(135)에 전달한다. 전원가동명령(A1)을 받은 제 1 논리회로(135)는 전원가동신호(A)를 발생시키고, 상기 전원가동신호(A)는 포토커플러(170)를 통해 제어회로(140)에 전달된다. 상기 제어회로(140)에 전원가동신호(A)가 전달되었지만 제 2 전기이중층커패시터(143)에 충전된 전압이 아직 제 2 논리회로(145)가 동작할 수 있는 전압에 도달하지 않았으므로 상기 제어회로(140)가 스위칭 전원회로(120)에 미치는 영향은 없다. 만약, 제 2 논리회로(145)가 동작하여 스위칭 전원회로(120)에 바이어스 전류(IB)를 공급한다고 하더라고 스위칭 전원회로(120)는 이미 기동회로(110)가 공급하는 바이어스 전류(ib)에 의해 작동하고 있으므로 마찬가지로 상기 제어회로(140)가 스위칭 전원회로(120)에 미치는 영향은 없다.At the time T1, when the charging voltage V1 of the first electric double layer capacitor 132 reaches a voltage VS capable of operating the voltage conversion circuit 133, the voltage conversion circuit 133 operates to generate a first voltage. Power is supplied to the first voltage detection circuit 134, the first logic circuit 135, and the system control circuit 150. The first voltage detection circuit 134 detects the charging voltage V1 of the first electric double layer capacitor 132, and since the charging voltage V1 is lower than the charging start voltage VL, a power operation command A1. Is generated and transferred to the first logic circuit 135. The first logic circuit 135 receiving the power operation command A1 generates a power operation signal A, and the power operation signal A is transmitted to the control circuit 140 through the photocoupler 170. The power operation signal A is transmitted to the control circuit 140, but the voltage charged in the second electric double layer capacitor 143 has not yet reached the voltage at which the second logic circuit 145 can operate. There is no influence of the circuit 140 on the switching power supply circuit 120. If the second logic circuit 145 operates to supply the bias current IB to the switching power supply circuit 120, the switching power supply circuit 120 already applies to the bias current ib supplied by the starting circuit 110. As such, the control circuit 140 does not affect the switching power supply circuit 120.
T2의 시점에서, 제 2 전기이중층커패시터(143)의 충전전압(V2)이 제어회로(140)가 동작할 수 있는 전압(VS)에 도달하면 제 2 전압검출회로(144)와 제 2 논리회로(145)는 동작을 개시한다. 상기 제 2 전압검출회로(144)는 제 2 전기이중층커패시터(143)의 충전전압(V2)을 검출하고, 그 결과 상기 충전전압(V2)이 충전개시전압(VL)보다 낮으므로 전원가동명령(A2)을 발생시켜 제 2 논리회로(145)에 전달한다. 전원가동명령(A2)을 받은 제 2 논리회로(145)는 스위칭 전원회로(120)에 바이어스 전류(IB)를 공급하지만, 상기 스위칭 전원회로(120)는 이미 기동회로(110)가 공급하는 바이어스 전류(ib)에 의해 작동하고 있으므로 상기 제 2 논리회로(145)가 스위칭 전원회로(120)에 미치는 영향은 없다.At the time T2, when the charging voltage V2 of the second electric double layer capacitor 143 reaches the voltage VS at which the control circuit 140 can operate, the second voltage detection circuit 144 and the second logic circuit are performed. 145 initiates operation. The second voltage detection circuit 144 detects the charging voltage V2 of the second electric double layer capacitor 143, and as a result, the charging voltage V2 is lower than the charging start voltage VL. A2) is generated and transferred to the second logic circuit 145. The second logic circuit 145 that receives the power-up command A2 supplies the bias current IB to the switching power supply circuit 120, but the switching power supply circuit 120 already supplies the bias supplied by the starter circuit 110. Since the operation is performed by the current ib, the second logic circuit 145 has no influence on the switching power supply circuit 120.
T3의 시점에서, 제 2 전기이중층커패시터(143)의 충전전압(V2)이 상승하여 차단시점 검출회로(113)에 설정된 기동전원차단전압(VC)에 도달하면, 차단시점 검출회로(113)는 기동전원차단명령(CC)을 발생시켜 기동전원 차단회로(114)에 전달한다. 기동전원차단명령(CC)을 전달받은 상기 기동전원 차단회로(114)는 기동전원차단신호(CS)를 발생시키고, 상기 기동전원차단신호(CS)를 기동전원회로(112)에 전달하여 상기 기동전원회로(112)를 턴오프 시킨다. 상기 기동전원회로(112)가 턴오프되면 지금까지 차단시점 검출회로(113)에 공급되던 전원이 차단되어 상기 차단시점 검출회로(113)는 더 이상 동작하지 못한다. 이와 같이, 턴오프된 기동전원회로(112)는 전원코드를 뽑아 교류 전원(10)으로부터 강제로 차단시켰다가 다시 연결하거나 또는 정전으로 인해 교류 전원(10)의 공급이 중단되었다가 다시 공급되지 않는 한 영원히 작동하지 않는다. 상기 기동전원회로(112)가 턴오프되면, 상기 기동전원회로(112)는 스위칭 전원회로(120)로 바이어스 전류(ib)를 공급할 수 없게 된다. 따라서, 이때부터 상기 스위칭 전원회로(120)는 제어회로(140)가 공급하는 바이어스 전류(IB)에 의해서만 동작한다.At the time T3, when the charging voltage V2 of the second electric double layer capacitor 143 rises and reaches the start power cutoff voltage VC set in the cutoff time detection circuit 113, the cutoff time detection circuit 113 A start power cutoff command CC is generated and transmitted to the start power cutoff circuit 114. The start power cutoff circuit 114 which has received the start power cutoff command CC generates a start power cutoff signal CS and transmits the start power cutoff signal CS to the start power cutoff circuit 112 before the start. The original circuit 112 is turned off. When the start power supply circuit 112 is turned off, the power supplied to the interruption time detection circuit 113 is cut off so that the interruption time detection circuit 113 no longer operates. As such, the turned-off start power circuit 112 is forcibly disconnected from the AC power supply 10 by disconnecting the power cord and then connected again, or the supply of the AC power supply 10 is not supplied again due to a power failure. One doesn't work forever. When the starting power supply circuit 112 is turned off, the starting power supply circuit 112 cannot supply the bias current ib to the switching power supply circuit 120. Therefore, from this time, the switching power supply circuit 120 operates only by the bias current IB supplied from the control circuit 140.
여기서, 제 1 전기이중층커패시터(132)와 제 2 전기이중층커패시터(143) 중에서 어느 하나의 충전전압(V1,V2)이 먼저 회로가 동작할 수 있는 전압(VS), 충전개시전압(VL) 또는 충전종료전압(VH) 등과 같은 특정 전압에 도달할 수 있지만, 어느 전기이중층커패시터가 먼저 특정 전압에 도달하는지는 기술적으로 아무런 의미가 없다. 따라서, 본 발명에서는 설명의 편의를 위해 제 1 전기이중층커패시터(132)의 충전전압(V1)이 특정 전압에 먼저 도달하는 것으로 한다.Here, the charging voltage (V1, V2) of any one of the first electric double layer capacitor 132 and the second electric double layer capacitor 143, the voltage (VS), the charge start voltage (VL) or the first circuit can operate Although a specific voltage, such as a charge end voltage (VH), may be reached, it is technically meaningless which electric double layer capacitor first reaches a specific voltage. Therefore, in the present invention, for convenience of description, the charging voltage V1 of the first electric double layer capacitor 132 reaches a specific voltage first.
T4의 시점에서, 제 1 전기이중층커패시터(132)의 충전전압(V1)이 충전종료전압(VH)에 도달하면 제 1 전압검출회로(134)는 전원차단명령(B1)을 발생시켜 제 1 논리회로(135)에 전달한다. 상기 제 1 전압검출회로(134)로부터 전원차단명령(B1)을 전달받은 제 1 논리회로(135)는 시스템 제어회로(150)로부터 온명령(A3)이 없으므로 전원차단신호(B)를 발생시켜 포토커플러(170)를 통해 제 2 논리회로(145)에 전달한다. 그러나, 제 2 전기이중층커패시터(143)의 충전전압(V2)은 아직 충전종료전압(VH)에 도달하지 않았기 때문에 제 2 전압검출회로(144)는 전원가동명령(A2)을 유지하고 있다. 따라서, 제 2 논리회로(145)는 스위칭 전원회로(120)에 바이어스 전류(IB)를 공급하여 스위칭 전원회로(120)가 동작을 유지하도록 한다. 상기 제 1 전기이중층커패시터(132)의 충전전압(V1)은 이미 충전종료전압(VH)에 도달하였지만 스위칭 전원회로(120)가 계속하여 동작하고 있으므로, 제 1 충전회로(131)는 동작모드를 정전류충전에서 정전압충전으로 변환하여 제 1 전기이중층커패시터(132)를 충전시킨다.At the time T4, when the charging voltage V1 of the first electric double layer capacitor 132 reaches the charging end voltage VH, the first voltage detection circuit 134 generates a power-off command B1 to generate a first logic. Transfer to circuit 135. The first logic circuit 135 receiving the power cutoff command B1 from the first voltage detection circuit 134 generates a power cutoff signal B since there is no on command A3 from the system control circuit 150. Transfer to the second logic circuit 145 through the photocoupler 170. However, since the charging voltage V2 of the second electric double layer capacitor 143 has not yet reached the charging end voltage VH, the second voltage detection circuit 144 holds the power supply command A2. Accordingly, the second logic circuit 145 supplies the bias current IB to the switching power supply circuit 120 to maintain the operation of the switching power supply circuit 120. Since the charging voltage V1 of the first electric double layer capacitor 132 has already reached the charging end voltage VH, the switching power supply circuit 120 continues to operate, and thus the first charging circuit 131 operates in the operation mode. The first electric double layer capacitor 132 is charged by converting from constant current charging to constant voltage charging.
T5의 시점에서, 제 2 전기이중층커패시터(143)의 충전전압(V2)이 충전종료전압(VH)에 도달하면, 제 2 전압검출회로(144)는 전원차단명령(B2)을 발생시켜 제 2 논리회로(145)에 전달한다. 상기 제 2 전압검출회로(144)로부터 전원차단명령(B2)을 받은 제 2 논리회로(145)는 이미 포토커플러(170)를 통해 전원차단신호(B)를 받고 있으므로 스위칭 전원회로(120)에 공급되는 바이어스 전류(IB)를 차단한다. 바이어스 전류(IB)의 공급이 차단되면 상기 스위칭 전원회로(120)는 작동을 중지한다. 이때, 교류 전원(10)에서 측정되는 전력소모는 제로(zero)가 된다.At the time point T5, when the charging voltage V2 of the second electric double layer capacitor 143 reaches the charging end voltage VH, the second voltage detection circuit 144 generates a power-off command B2 to generate the second voltage. Transfer to logic circuit 145. Since the second logic circuit 145 which has received the power cutoff command B2 from the second voltage detection circuit 144 has already received the power cutoff signal B through the photocoupler 170, Shut off the supplied bias current IB. When the supply of the bias current IB is cut off, the switching power supply circuit 120 stops operating. At this time, the power consumption measured by the AC power supply 10 becomes zero.
상기 스위칭 전원회로(120)가 작동을 중지하면 제 2 정류회로(40)의 출력이 나타나지 않기 때문에 제 1 전기이중층커패시터(132)는 충전이 중지된다. 그리고 제 1 전기이중층커패시터(132)의 충전전압(V1)은 전압변환회로(133)를 통해 시스템 제어회로(150), 제 1 전압검출회로(134) 및 제 1 논리회로(135)로 전달되어 소비되므로 서서히 하강한다. 또한, 상기 스위칭 전원회로(120)가 작동을 중지하면 제 3 정류회로(141)의 출력이 나타나지 않기 때문에 제 2 전기이중층커패시터(143)는 충전이 중지되고, 제 2 전기이중층커패시터(143)의 충전전압(V2)은 제 2 전압검출회로(144) 및 제 2 논리회로(145)에서 소비되므로 서서히 하강한다.Since the output of the second rectifying circuit 40 does not appear when the switching power supply circuit 120 stops operating, the first electric double layer capacitor 132 is stopped from charging. The charging voltage V1 of the first electric double layer capacitor 132 is transferred to the system control circuit 150, the first voltage detection circuit 134, and the first logic circuit 135 through the voltage conversion circuit 133. As it is consumed, it gradually descends. In addition, since the output of the third rectifying circuit 141 does not appear when the switching power supply circuit 120 stops operating, charging of the second electric double layer capacitor 143 is stopped and the second electric double layer capacitor 143 Since the charging voltage V2 is consumed by the second voltage detection circuit 144 and the second logic circuit 145, the charging voltage V2 gradually decreases.
T6의 시점에서, 제 2 전기이중층커패시터(143)의 충전전압(V2)은 차단시점 검출회로(113)에 설정된 기동회로차단전압(VC) 보다 낮아진다. 그러나, 기동전원회로(112)가 턴오프 상태에 있어 차단시점 검출회로(113)에는 전원이 공급되지 않으므로, 상기 충전전압(V2)의 변화에 따라서 차단시점 검출회로(113)가 기동전원 차단회로(114)에 미치는 영향은 없다. 또한, 기동회로(110)가 동작할 때 뿐만 아니라 동작을 하지 않을 때에도, 제 2 전기이중층커패시터(143)의 충전과 방전의 반복으로 인해 충전전압(V2)은 기동회로차단전압(VC) 보다 높아지거나 낮아지는 상태가 지속적으로 이루어진다. 그러나, 기동전원회로(112)가 턴오프 상태에 있어 차단시점 검출회로(113)에는 전원이 공급되지 않으므로, 상기 충전전압(V2)의 변화에 따라서 차단시점 검출회로(113)가 기동전원 차단회로(114)에 미치는 영향은 없다. At the time T6, the charging voltage V2 of the second electric double layer capacitor 143 becomes lower than the starting circuit breaking voltage VC set in the breaking time detection circuit 113. However, since no power is supplied to the interruption time detection circuit 113 when the start power supply circuit 112 is in the turn-off state, the interruption time detection circuit 113 is activated by the start power supply interrupt circuit according to the change of the charging voltage V2. There is no impact on (114). Further, not only when the start circuit 110 operates but also when the start circuit 110 does not operate, the charging voltage V2 becomes higher than the starting circuit breaking voltage VC due to the repetition of charging and discharging of the second electric double layer capacitor 143. Or lowering condition continuously. However, since no power is supplied to the interruption time detection circuit 113 when the start power supply circuit 112 is in the turn-off state, the interruption time detection circuit 113 is activated by the start power supply interrupt circuit according to the change of the charging voltage V2. There is no impact on (114).
T7의 시점에서, 사용자가 시스템 제어회로(150)에 전자기기를 작동시킬 것을 명령하면, 시스템 제어회로(150)는 온명령(A3)을 발생시켜 기능회로(160)를 작동시키는 동시에 제 1 논리회로(135)에 온명령(A3)을 전달한다. 상기 시스템 제어회로(150)의 온명령(A3)을 전달받은 제 1 논리회로(135)는 전원가동신호(A)를 발생시켜 포토커플러(170)를 통해 제 2 논리회로(145)에 전달한다. 상기 제 2 논리회로(145)는 제 2 전기이중층커패시터(143)에 충전된 충전전압(V2)을 이용하여 스위칭 전원회로(120)에 바이어스 전류(IB)를 공급한다. 바이어스 전류(IB)를 공급받은 스위칭 전원회로(120)는 작동을 개시하고, 제 2 정류회로(40)에는 출력이 발생된다. 상기 제 2 정류회로(40)의 출력은 기능회로(160)의 전원으로 공급되므로 상기 기능회로(160)는 동작하게 된다. 또한, 상기 제 2 정류회로(40)의 출력 중 일부는 제 1 충전회로(131)를 통해 제 1 전기이중층커패시터(132)에 충전되므로 제 1 전기이중층커패시터(132)의 충전전압(V1)은 상승한다.At the point in time T7, when the user instructs the system control circuit 150 to operate the electronic device, the system control circuit 150 generates an on command A3 to operate the function circuit 160 while simultaneously operating the first logic. The on command A3 is transmitted to the circuit 135. The first logic circuit 135 receiving the ON command A3 of the system control circuit 150 generates a power operation signal A and transmits the power operation signal A to the second logic circuit 145 through the photocoupler 170. . The second logic circuit 145 supplies a bias current IB to the switching power supply circuit 120 using the charging voltage V2 charged in the second electric double layer capacitor 143. The switching power supply circuit 120 supplied with the bias current IB starts operation, and an output is generated in the second rectifier circuit 40. Since the output of the second rectifier circuit 40 is supplied to the power of the function circuit 160, the function circuit 160 is operated. In addition, since a part of the output of the second rectifier circuit 40 is charged in the first electric double layer capacitor 132 through the first charging circuit 131, the charging voltage V1 of the first electric double layer capacitor 132 is To rise.
상기 스위칭 전원회로(120)가 작동함으로써 제 3 정류회로(141)의 출력이 발생하고, 상기 제 3 정류회로(141)의 출력은 제 2 충전회로(142)를 통해 제 2 전기이중층커패시터(143)에 충전되므로 제 2 전기이중층커패시터(143)의 충전전압(V2)은 상승한다.As the switching power supply circuit 120 operates, an output of the third rectifier circuit 141 is generated, and the output of the third rectifier circuit 141 is connected to the second electric double layer capacitor 143 through the second charging circuit 142. ), The charging voltage V2 of the second electric double layer capacitor 143 increases.
T8의 시점에서, 제 1 전기이중층커패시터(132)의 충전전압(V1)이 충전종료전압(VH)에 도달하면 제 1 전압검출회로(134)는 전원차단명령(B1)을 발생시켜 제 1 논리회로(135)에 전달한다. 상기 제 1 논리회로(135)는 제 1 전압검출회로(134)로부터 전원차단명령(B1)을 받았지만 시스템 제어회로(150)로부터 온명령(A3)을 받고 있기 때문에 전원가동신호(A)를 내보내는 상태를 유지한다.At the time T8, when the charging voltage V1 of the first electric double layer capacitor 132 reaches the charging end voltage VH, the first voltage detection circuit 134 generates a power-off command B1 to generate a first logic. Transfer to circuit 135. Since the first logic circuit 135 receives the power-off command B1 from the first voltage detection circuit 134 but receives the on command A3 from the system control circuit 150, the first logic circuit 135 emits the power operation signal A. Maintain state.
또한, 제 1 전기이중층커패시터(132)의 충전전압(V1)이 이미 충전종료전압(VH)에 도달하였으나 스위칭 전원회로(120)가 계속하여 작동하고 있으므로, 제 1 충전회로(131)는 충전모드를 정전류충전에서 정전압충전으로 전환하여 제 1 전기이중층커패시터(132)에 충전을 계속한다.In addition, since the charging voltage V1 of the first electric double layer capacitor 132 has already reached the charging end voltage VH, since the switching power supply circuit 120 continues to operate, the first charging circuit 131 is in the charging mode. Is switched from constant current charging to constant voltage charging to continue charging the first electric double layer capacitor 132.
T9의 시점에서, 제 2 전기이중층커패시터(143)의 충전전압(V2)이 충전종료전압(VH)에 도달하면, 제 2 전압검출회로(144)는 전원차단명령(B2)을 발생시켜 제 2 논리회로(145)에 전달한다. 상기 제 2 논리회로(145)는 제 2 전압검출회로(144)로부터 전원차단명령(B2)을 받았지만 포토커플러(170)를 통해 전원가동신호(A)를 전달받고 있으므로, 스위칭 전원회로(120)에 공급하는 바이어스 전류(IB)를 중단시키지 않는다. At the time T9, when the charging voltage V2 of the second electric double layer capacitor 143 reaches the charging end voltage VH, the second voltage detection circuit 144 generates a power-off command B2 to generate a second Transfer to logic circuit 145. Since the second logic circuit 145 receives the power cutoff command B2 from the second voltage detection circuit 144, but receives the power operation signal A through the photocoupler 170, the switching power supply circuit 120. Do not interrupt the bias current IB supplied to the.
또한, 상기 제 2 전기이중층커패시터(143)의 충전전압(V2)이 이미 충전종료전압(VH)에 도달하였으나 스위칭 전원회로(120)는 계속하여 작동하므로, 제 2 충전회로(142)는 충전모드를 정전류충전에서 정전압충전으로 전환하여 제 2 전기이중층커패시터(143)에 충전을 계속한다.In addition, although the charging voltage V2 of the second electric double layer capacitor 143 has already reached the charging end voltage VH, since the switching power supply circuit 120 continues to operate, the second charging circuit 142 is in the charging mode. Is switched from constant current charging to constant voltage charging to continue charging the second electric double layer capacitor 143.
T10의 시점에서, 사용자가 시스템 제어회로(150)에 전자기기의 작동을 중지시키는 명령을 하면, 상기 시스템 제어회로(150)는 오프명령(B3)을 발생시켜 기능회로(160)에 전달하여 기능회로(160)의 작동을 중지시키는 것과 동시에 제 1 논리회로(135)에 오프명령(B3)을 전달한다. 상기 시스템 제어회로(150)로부터 오프명령(B3)을 받은 제 1 논리회로(135)는 이미 제 1 전압검출회로(134)가 전원차단명령 (B1)상태에 있으므로, 전원차단신호(B)를 발생시켜 포토커플러(170)를 통해 제 2 논리회로(145)에 전달한다. 상기 포토커플러(170)를 통해 전원차단신호(B)를 전달받은 제 2 논리회로(145)는 이미 제 2 전압검출회로(144)로부터 전원차단명령(B2)을 받은 상태에 있으므로, 스위칭 전원회로(120)에 공급하는 바이어스 전류(IB)를 차단하여 작동을 중지시킨다. 이때, 교류 전원(10)에서 측정되는 전력손실은 제로(zero)가 된다.At the time T10, when the user commands the system control circuit 150 to stop the operation of the electronic device, the system control circuit 150 generates an off command B3 and transmits it to the function circuit 160 to function. At the same time as the operation of the circuit 160 is stopped, the off command B3 is transmitted to the first logic circuit 135. The first logic circuit 135, which has received the off command B3 from the system control circuit 150, has already received the power cutoff signal B because the first voltage detection circuit 134 is in the power cutoff command B1. It generates and transfers to the second logic circuit 145 through the photocoupler 170. Since the second logic circuit 145, which has received the power cutoff signal B through the photocoupler 170, has already received the power cutoff command B2 from the second voltage detection circuit 144, the switching power supply circuit. The operation stops by blocking the bias current IB supplied to the 120. At this time, the power loss measured by the AC power supply 10 becomes zero.
상기 스위칭 전원회로(120)의 작동이 중지되면 제 2 정류회로(40)의 출력이 없으므로 제 1 전기이중층커패시터(132)는 충전이 중지된다. 그리고 제 1 전기이중층커패시터(132)의 충전전압(V1)은 전압변환회로(133)를 통해 시스템 제어회로(150), 제 1 전압검출회로(134) 및 제 1 논리회로(135)로 전달되어 소비되므로 서서히 하강한다. 또한, 상기 스위칭 전원회로(120)가 작동을 중지하면 제 3 정류회로(141)의 출력이 나타나지 않기 때문에 제 2 전기이중층커패시터(143)는 충전이 중지되고, 제 2 전기이중층커패시터(143)의 충전전압(V2)은 제 2 전압검출회로(144) 및 제 2 논리회로(145)에서 소비되므로 서서히 하강한다.When the operation of the switching power supply circuit 120 is stopped, since there is no output of the second rectifying circuit 40, the first electric double layer capacitor 132 is stopped from charging. The charging voltage V1 of the first electric double layer capacitor 132 is transferred to the system control circuit 150, the first voltage detection circuit 134, and the first logic circuit 135 through the voltage conversion circuit 133. As it is consumed, it gradually descends. In addition, since the output of the third rectifying circuit 141 does not appear when the switching power supply circuit 120 stops operating, charging of the second electric double layer capacitor 143 is stopped and the second electric double layer capacitor 143 Since the charging voltage V2 is consumed by the second voltage detection circuit 144 and the second logic circuit 145, the charging voltage V2 gradually decreases.
T11의 시점에서, 제 1 전기이중층커패시터(132)의 충전전압(V1)이 충전개시전압(VL)에 도달하면, 제 1 전압검출회로(134)는 전원가동명령(A1)을 발생시켜 제 1 논리회로(135)에 전달한다. 전원가동명령(A1)을 받은 제 1 논리회로(135)는 전원가동신호(A)를 발생시켜 포트커플러(170)를 통해 제 2 논리회로(145)에 전달하고, 상기 제 2 논리회로(145)는 바이어스 전류(IB)를 스위칭 전원회로(120)에 공급하여 스위칭 전원회로(120)를 작동시킨다.At the time point T11, when the charging voltage V1 of the first electric double layer capacitor 132 reaches the charging start voltage VL, the first voltage detection circuit 134 generates a power-up command A1 to generate a first operation command A1. Transfer to logic circuit 135. The first logic circuit 135 receiving the power up command A1 generates a power up signal A and transmits the power up signal A to the second logic circuit 145 through the port coupler 170, and the second logic circuit 145. ) Supplies the bias current IB to the switching power supply circuit 120 to operate the switching power supply circuit 120.
상기 스위칭 전원회로(120)가 작동되면 제 2 정류회로(40)의 출력이 나타나고, 상기 제 2 정류회로(40)의 출력은 제 1 충전회로(131)를 통해 제 1 전기이중층커패시터(132)에 충전되므로 상기 제 1 전기이중층커패시터(132)의 충전전압(V1)은 상승한다. 이때는, 시스템 제어회로(150)가 오프명령(B3)을 유지하고 있어서 기능회로(160)는 작동하지 않으므로, 상기 제 2 정류회로(40)의 출력은 모두 제 1 전기이중층커패시터(132)의 충전에만 사용된다.When the switching power supply circuit 120 is operated, the output of the second rectifying circuit 40 appears, and the output of the second rectifying circuit 40 is the first electric double layer capacitor 132 through the first charging circuit 131. The charge voltage V1 of the first electric double layer capacitor 132 increases because the charge is caused to be caused to be charged to the first electric double layer capacitor 132. At this time, since the system control circuit 150 maintains the off command B3 and the function circuit 160 does not operate, the outputs of the second rectifier circuit 40 are all charged by the first electric double layer capacitor 132. Only used for
또한, 스위칭 전원회로(120)가 작동되면 제 3 정류회로(141)의 출력이 나타나고, 상기 제 3 정류회로(141)의 출력은 제 2 충전회로(142)를 통해 제 2 전기이중층커패시터(143)에 충전되므로 상기 제 2 전기이중층커패시터(143)의 충전전압(V2)은 상승한다.In addition, when the switching power supply circuit 120 is operated, the output of the third rectifying circuit 141 appears, and the output of the third rectifying circuit 141 is connected to the second electric double layer capacitor 143 through the second charging circuit 142. ), The charging voltage V2 of the second electric double layer capacitor 143 increases.
T12의 시점에서, 제 1 전기이중층커패시터(132)의 충전전압(V1)이 충전종료전압(VH)에 도달하므로 제 1 전압검출회로(134)는 전원차단명령(B1)을 발생시켜 제 1 논리회로(135)에 전달한다. 상기 제 1 전압검출회로(134)로부터 전원차단명령(B1)을 받은 제 1 논리회로(135)는 시스템 제어회로(150)가 오프명령(B3) 상태에 있으므로, 전원차단신호(B)를 발생시켜 포토커플러(170)를 통해 제 2 논리회로(145)에 전달한다. 한편, T11의 시점에서 제 2 전기이중층커패시터(143)의 충전전압(V2)이 아직 충전개시전압(VL)에 도달하지 않은 상태에서 제 1 전기이중층커패시터(132)를 충전시키기 위해서 스위칭 전원회로(120)가 작동됐다. 따라서, 제 2 전기이중층커패시터(143)의 충전전압(V2)은 아직 충전개시전압(VL)에 도달하지 않은 상태이므로 제 2 전압검출회로(144)는 전원차단명령(B2)의 상태에 있다.At the time point T12, since the charging voltage V1 of the first electric double layer capacitor 132 reaches the charging end voltage VH, the first voltage detection circuit 134 generates a power-off command B1 to generate a first logic. Transfer to circuit 135. The first logic circuit 135 receiving the power cutoff command B1 from the first voltage detection circuit 134 generates the power cutoff signal B because the system control circuit 150 is in the OFF command B3 state. It is transferred to the second logic circuit 145 through the photocoupler 170. On the other hand, in order to charge the first electric double layer capacitor 132 in a state where the charging voltage V2 of the second electric double layer capacitor 143 has not yet reached the charging start voltage VL at the time point T11, 120) worked. Therefore, since the charging voltage V2 of the second electric double layer capacitor 143 has not yet reached the charging start voltage VL, the second voltage detection circuit 144 is in the state of the power cutoff command B2.
상기 포토커플러(170)를 통해 전원차단신호(B)를 전달받은 제 2 논리회로(145)는 제 2 전압검출회로(144)가 전원차단명령(B2) 상태에 있으므로, 바이어스 전류(IB)를 차단하여 스위칭 전원회로(120)의 작동을 중지시킨다.The second logic circuit 145 that receives the power cutoff signal B through the photocoupler 170 has a bias current IB because the second voltage detection circuit 144 is in the power cutoff command B2 state. By interrupting the operation of the switching power supply circuit 120 is stopped.
이상에서 설명한 바와 같이, 상기 기능회로(160)가 동작하지 않는 상태에서 전기이중층커패시터만을 충전시키기 위해서 제 1 충전회로(131)는 제 1 전기이중층커패시터(132)의 충전전압(V1)이 충전종료전압(VH)에 도달하기까지 정전류충전 모드로 충전을 실시하고 충전종료전압(VH)에 도달하면 정전압충전으로 전환하지 않고 충전을 종료한다. 또한, 제 2 전기이중층커패시터(143)의 충전전압(V2)은 아직 충전종료전압(VH)에 도달하지 않았으므로 제 2 충전회로(142)는 정전류충전 모드로 충전을 실시하고 충전전압(V2)이 충전종료전압(VH)에 도달하지 않은 상태에서 충전을 종료한다.As described above, in order to charge only the electric double layer capacitor in the state in which the function circuit 160 does not operate, the first charging circuit 131 stops charging the voltage V1 of the first electric double layer capacitor 132. Charging is performed in the constant current charging mode until the voltage VH is reached, and when the charging end voltage VH is reached, charging is terminated without switching to constant voltage charging. In addition, since the charging voltage V2 of the second electric double layer capacitor 143 has not yet reached the charging end voltage VH, the second charging circuit 142 charges in the constant current charging mode and charges the voltage V2. Charging is terminated in a state in which the charging end voltage VH is not reached.
이와 같이, 본 발명의 일 실시예에 따른 대기전력 저감장치는 기능회로(160)가 작동하지 않을 때 충전회로는 정전류충전을 통해서 전기이중층커패시터를 충전시키고, 전력손실이 큰 정전압충전을 하지 않음으로써 충전효율을 극대화할 수 있다. As such, in the standby power reduction apparatus according to the embodiment of the present invention, when the function circuit 160 does not operate, the charging circuit charges the electric double layer capacitor through constant current charging, and does not perform constant voltage charging with large power loss. The charging efficiency can be maximized.
또한, 본 발명의 일 실시예에 따른 대기전력 저감장치는 스위칭 전원회로(120)의 작동이 중지되면, 교류 전원(10)에서 측정되는 전력손실은 제로(zero)가 된다. 이에 따라, 본 발명의 일 실시예에 따른 대기전력 저감장치는 전자기기의 대기시간을 무한대로 할 수 있다.In addition, in the standby power reduction apparatus according to the exemplary embodiment of the present invention, when the operation of the switching power supply circuit 120 is stopped, the power loss measured by the AC power supply 10 becomes zero. Accordingly, the standby power reduction apparatus according to an embodiment of the present invention can make the standby time of the electronic device infinite.
다음은 본 발명의 다른 실시예에 따른 대기전력 저감장치에 대해서 설명하기로 한다.Next, a standby power reduction apparatus according to another embodiment of the present invention will be described.
도 3은 본 발명의 다른 실시예에 따른 대기전력 저감장치 중 제어회로의 상세 회로도이다. 도 3에 도시된 대기전력 저감장치는 도 1에 도시된 대기전력 저감장치와 유사하다. 따라서 여기서는 그 차이점에 대해서만 설명하기로 한다.3 is a detailed circuit diagram of a control circuit of the standby power reduction apparatus according to another embodiment of the present invention. The standby power reduction device shown in FIG. 3 is similar to the standby power reduction device shown in FIG. 1. Therefore, only the differences will be described here.
도 3에 도시된 바와 같이, 제어회로(240)는 제 3 정류회로(241), 제 2 충전회로(242), 제 2 전기이중층커패시터(243), 제 2 전압검출회로(244), 제 2 논리회로(245), 제 1 다이오드(246) 및 제 2 다이오드(247)를 포함한다.As shown in FIG. 3, the control circuit 240 includes a third rectifier circuit 241, a second charging circuit 242, a second electric double layer capacitor 243, a second voltage detection circuit 244, and a second circuit. The logic circuit 245 includes a first diode 246 and a second diode 247.
상기 제 1 다이오드(246)는 제 2 전기이중층커패시터(243)와 제 2 다이오드(247) 사이에 전기적으로 연결된다. 상기 제 1 다이오드(246)는 제 2 전기이중층커패시터(243)에 충전된 전압을 제 2 전압검출회로(244)와 제 2 논리회로(245)의 전원으로 공급하는 동시에 제 3 정류회로(241)의 출력이 직접 제 2 전기이중층커패시터(243)로 유입되는 것을 방지한다.The first diode 246 is electrically connected between the second electric double layer capacitor 243 and the second diode 247. The first diode 246 supplies the voltage charged in the second electric double layer capacitor 243 to the power supply of the second voltage detection circuit 244 and the second logic circuit 245 and at the same time the third rectifier circuit 241. The output of is prevented from directly flowing into the second electric double layer capacitor 243.
상기 제 2 다이오드(247)는 제 3 정류회로(241)와 제 1 다이오드(246) 사이에 전기적으로 연결된다. 상기 제 2 다이오드(247)는 제 3 정류회로(241)의 출력을 제 2 전압검출회로(244)와 제 2 논리회로(245)의 전원으로 공급한다. 또한, 상기 제 2 다이오드(247)는 스위칭 전원회로(120)의 작동이 중지되어 제 3 정류회로(241)의 출력이 없는 상태에서 제 2 전기이중층커패시터(243)에 충전된 전류가 제 3 정류회로(241)로 흐르는 것을 방지한다.The second diode 247 is electrically connected between the third rectifier circuit 241 and the first diode 246. The second diode 247 supplies the output of the third rectifier circuit 241 to the power supply of the second voltage detection circuit 244 and the second logic circuit 245. In addition, the second diode 247 stops the operation of the switching power supply circuit 120 so that the current charged in the second electric double layer capacitor 243 is third rectified without the output of the third rectifier circuit 241. Prevents flow to circuit 241.
상기와 같은 구조로 이루어진 본 발명의 다른 실시예에 따른 대기전력 저감장치의 동작을 살펴보면 다음과 같다.Looking at the operation of the standby power reduction apparatus according to another embodiment of the present invention having the above structure as follows.
제 2 전압검출회로(244)와 제 2 논리회로(245)의 전원은 제 2 전기이중층커패시터(243)의 충전전압(V2)으로부터 제 1 다이오드(246)를 통해 공급되며 또한, 제 3 정류회로(241)의 출력으로부터 제 2 다이오드(247)를 통해서도 공급된다. The power supply of the second voltage detection circuit 244 and the second logic circuit 245 is supplied through the first diode 246 from the charging voltage V2 of the second electric double layer capacitor 243, and further includes a third rectifying circuit. It is also supplied through the second diode 247 from the output of 241.
따라서, 아직 제 2 전기이중층커패시터(243)의 충전전압(V2)이 제 2 전압검출회로(244)와 제 2 논리회로(245)가 동작할 수 있는 전압에 도달하지 않았음에도 불구하고, 제 3 정류회로(241)의 출력전압이 제 2 전압검출회로(244)와 제 2 논리회로(245)의 전원으로 공급되므로 제 2 전압검출회로(244)와 제 2 논리회로(245)는 동작이 가능하다. 또한, 제 3 정류회로(241)의 출력전압이 적정한 수준으로 나타나는 것을 차단시점검출회로(113)가 검출하여 기동전원차단명령(CC)을 발생시켜 기동전원회로(112)를 턴오프 시키므로 기동회로(110)의 전력효율을 향상시킬 수 있다.Thus, although the charging voltage V2 of the second electric double layer capacitor 243 has not yet reached a voltage at which the second voltage detection circuit 244 and the second logic circuit 245 can operate, Since the output voltage of the rectifier circuit 241 is supplied to the power supply of the second voltage detection circuit 244 and the second logic circuit 245, the second voltage detection circuit 244 and the second logic circuit 245 can operate. Do. In addition, the interruption time detection circuit 113 detects that the output voltage of the third rectifier circuit 241 appears at an appropriate level, generates a start power cutoff command CC, and turns off the start power circuit 112. The power efficiency of 110 can be improved.
이와 같이, 본 발명의 다른 실시예에 따른 대기전력 저감장치는 차단시점 검출회로(113)가 제 3 정류회로(241)의 출력을 검출하여 차단시점을 설정함으로써, 기동전원회로(112)를 통한 바이어스 전류(ib)의 공급시간을 단축할 수 있다. 이에 따라, 전력효율을 향상시킬 수 있다.As described above, in the standby power reduction apparatus according to another exemplary embodiment of the present invention, the interruption time detection circuit 113 detects the output of the third rectifier circuit 241 to set the interruption time, and thus, the starting power supply circuit 112 may be used. The supply time of the bias current ib can be shortened. Accordingly, power efficiency can be improved.
이상에서 설명한 것은 본 발명에 의한 대기전력 저감장치를 실시하기 위한 하나의 실시예에 불과한 것으로서, 본 발명은 상기한 실시예에 한정되지 않고, 이하의 특허청구범위에서 청구하는 바와 같이 본 발명의 요지를 벗어남이 없이 당해 발명이 속하는 분야에서 통상의 지식을 가진 자라면 누구든지 다양한 변경 실시가 가능한 범위까지 본 발명의 기술적 정신이 있다고 할 것이다.What has been described above is only one embodiment for implementing the standby power reduction apparatus according to the present invention, the present invention is not limited to the above-described embodiment, the subject matter of the present invention as claimed in the following claims Without departing from the technical spirit of the present invention to the extent that any person of ordinary skill in the art to which the present invention pertains various modifications can be made.

Claims (17)

  1. 절연트랜스에 의해 전원접지와 기기접지가 절연 상태를 유지하는 전자기기의 대기전력 저감장치에 있어서,In the standby power reduction device of an electronic device in which the power ground and the device ground is insulated by the insulation transformer,
    상기 기기접지를 접지로 사용하며, 제어신호를 발생시키는 신호회로;A signal circuit using the device ground as a ground and generating a control signal;
    상기 신호회로에 전기적으로 연결되며, 사용자의 명령을 받아 전자기기의 작동을 제어하는 시스템 제어회로;A system control circuit electrically connected to the signal circuit and controlling an operation of the electronic device in response to a user's command;
    상기 전원접지를 접지로 사용하며, 상기 절연트랜스를 통해 상기 신호회로에 전원을 공급하는 스위칭 전원회로;A switching power supply circuit using the power ground as a ground and supplying power to the signal circuit through the insulation transformer;
    상기 스위칭 전원회로에 전기적으로 연결되며, 상기 신호회로에서 발생된 제어신호를 받아 스위칭 전원회로의 동작을 제어하는 제어회로; 및A control circuit electrically connected to the switching power supply circuit and controlling a operation of the switching power supply circuit by receiving a control signal generated from the signal circuit; And
    상기 신호회로와 제어회로 사이에 위치하며, 상기 신호회로에서 발생된 제어신호를 절연 상태를 유지하며 제어회로에 전달하는 포토커플러를 포함하는 것을 특징으로 하는 대기전력 저감장치.Located between the signal circuit and the control circuit, the standby power reduction device comprising a photocoupler for transmitting the control signal generated in the signal circuit to the control circuit while maintaining an insulating state.
  2. 제 1 항에 있어서,The method of claim 1,
    상기 신호회로는The signal circuit
    제 1 충전회로;A first charging circuit;
    상기 제 1 충전회로에 의해 전기 에너지가 충전되는 제 1 전기이중층커패시터;A first electric double layer capacitor in which electric energy is charged by the first charging circuit;
    상기 제 1 전기이중층커패시터의 충전전압을 안정된 전압으로 변환하는 전압변환회로;A voltage conversion circuit converting the charging voltage of the first electric double layer capacitor into a stable voltage;
    상기 제 1 전기이중층커패시터의 충전전압을 검출하여 제어명령을 발생시키는 제 1 전압검출회로; 및A first voltage detection circuit detecting a charging voltage of the first electric double layer capacitor and generating a control command; And
    상기 제 1 전압검출회로의 제어명령을 받아 제어신호를 발생시키는 제 1 논리회로를 포함하는 것을 특징으로 하는 대기전력 저감장치.And a first logic circuit configured to generate a control signal in response to a control command of the first voltage detection circuit.
  3. 제 2 항에 있어서,The method of claim 2,
    상기 제 1 충전회로는 전자기기가 작동하고 있을 때는 정전류충전에서 정전압충전의 단계를 거치면서 상기 제 1 전기이중층커패시터를 만충전시키고, 전자기기가 작동하지 않을 때는 정전류충전만 실시하는 것을 특징으로 하는 대기전력 저감장치.The first charging circuit is characterized in that the first electric double layer capacitor is fully charged while the electronic device is in operation while the electronic device is in constant current charging, and the electronic device only performs constant current charging when the electronic device is not operating. Standby power reduction device.
  4. 제 2 항에 있어서,The method of claim 2,
    상기 제 1 전압검출회로는 상기 제 1 전기이중층커패시터의 충전전압이 충전개시전압에 도달하면 전원가동명령을 발생시키고, 충전전압이 충전종료전압에 도달할 때까지 그 상태를 유지하는 것을 특징으로 하는 대기전력 저감장치.The first voltage detection circuit generates a power operation command when the charging voltage of the first electric double layer capacitor reaches the charging start voltage, and maintains the state until the charging voltage reaches the charging end voltage. Standby power reduction device.
  5. 제 2 항에 있어서,The method of claim 2,
    상기 제 1 전압검출회로는 상기 제 1 전기이중층커패시터의 충전전압이 충전종료전압에 도달하면 전원차단명령을 발생시키고, 충전전압이 충전개시전압에 도달할 때까지 그 상태를 유지하는 것을 특징으로 하는 대기전력 저감장치.The first voltage detection circuit generates a power-off command when the charging voltage of the first electric double layer capacitor reaches the charging end voltage, and maintains the state until the charging voltage reaches the charging start voltage. Standby power reduction device.
  6. 제 2 항에 있어서,The method of claim 2,
    상기 신호회로는 상기 제 1 전기이중층커패시터의 충전개시전압 및 충전종료전압을 상기 제 1 전압검출회로, 제 1 논리회로 및 시스템 제어회로가 동작 가능한 전압 범위 이내로 설정하여 전압변환회로가 생략되는 것을 특징으로 하는 대기전력 저감장치.The signal circuit is characterized in that the voltage conversion circuit is omitted by setting the charge start voltage and the charge end voltage of the first electric double layer capacitor within a voltage range within which the first voltage detection circuit, the first logic circuit, and the system control circuit can operate. Standby power reduction device.
  7. 제 2 항에 있어서,The method of claim 2,
    상기 제 1 논리회로는 상기 제 1 전압검출회로의 제어명령과 상기 시스템 제어회로의 제어명령의 논리합을 취하여 제어신호를 발생시키는 것을 특징으로 하는 대기전력 저감장치.And the first logic circuit generates a control signal by taking a logical sum of a control command of the first voltage detection circuit and a control command of the system control circuit.
  8. 제 1 항에 있어서,The method of claim 1,
    상기 제어회로는The control circuit
    상기 스위칭 전원회로의 출력을 정류하는 제 3 정류회로;A third rectifier circuit for rectifying the output of the switching power supply circuit;
    상기 제 3 정류회로의 출력을 받아 제 2 전기이중층커패시터를 충전시키는 제 2 충전회로;A second charging circuit receiving the output of the third rectifier circuit to charge a second electric double layer capacitor;
    상기 제 2 충전회로에 의해 전기 에너지가 충전되는 제 2 전기이중층커패시터;A second electric double layer capacitor in which electric energy is charged by the second charging circuit;
    상기 제 2 전기이중층커패시터의 충전전압을 검출하여 제어명령을 발생시키는 제 2 전압검출회로; 및A second voltage detection circuit detecting a charging voltage of the second electric double layer capacitor to generate a control command; And
    상기 제 2 전압검출회로의 제어명령을 받아 상기 스위칭 전원회로의 동작을 제어하는 제 2 논리회로를 포함하는 것을 특징으로 하는 대기전력 저감장치.And a second logic circuit configured to control an operation of the switching power supply circuit in response to a control command of the second voltage detection circuit.
  9. 제 8 항에 있어서,The method of claim 8,
    상기 제 2 전압검출회로는 상기 제 2 전기이중층커패시터의 충전전압이 충전개시전압에 도달하면 전원가동명령을 발생시키고, 충전전압이 충전종료전압에 도달할 때까지 그 상태를 유지하는 것을 특징으로 하는 대기전력 저감장치.The second voltage detection circuit generates a power operation command when the charging voltage of the second electric double layer capacitor reaches the charging start voltage, and maintains the state until the charging voltage reaches the charging end voltage. Standby power reduction device.
  10. 제 8 항에 있어서,The method of claim 8,
    상기 제 2 전압검출회로는 상기 제 2 전기이중층커패시터의 충전전압이 충전종료전압에 도달하면 전원차단명령을 발생시키고, 충전전압이 충전개시전압에 도달할 때까지 그 상태를 유지하는 것을 특징으로 하는 대기전력 저감장치.The second voltage detection circuit generates a power-off command when the charging voltage of the second electric double layer capacitor reaches the charging end voltage, and maintains the state until the charging voltage reaches the charging start voltage. Standby power reduction device.
  11. 제 8 항에 있어서,The method of claim 8,
    상기 제 2 논리회로는 상기 제 2 전압검출회로의 제어명령과 상기 포토커플러를 통해 전달받은 제어신호의 논리합을 취하여 상기 스위칭 전원회로에 바이어스 전류를 공급하거나 공급을 차단하는 것을 특징으로 하는 대기전력 저감장치.The second logic circuit is configured to take a logic sum of a control command of the second voltage detection circuit and a control signal transmitted through the photocoupler to supply a bias current to the switching power supply circuit or cut off the standby power, characterized in that the supply is cut off. Device.
  12. 제 8 항에 있어서,The method of claim 8,
    상기 제 2 논리회로는 상기 제 2 전기이중층커패시터에 충전된 전기 에너지를 이용하여 상기 스위칭 전원회로에 바이어스 전류를 공급하는 것을 특징으로 하는 대기전력 저감장치.And the second logic circuit supplies a bias current to the switching power supply circuit using electrical energy charged in the second electric double layer capacitor.
  13. 제 1 항에 있어서,The method of claim 1,
    상기 제어회로와 스위칭 전원회로 사이에는 기동회로가 전기적으로 더 연결되며,A starting circuit is further electrically connected between the control circuit and the switching power supply circuit.
    상기 기동회로는 전자기기가 최초로 교류 전원에 연결될 때 상기 스위칭 전원회로에 바이어스 전류를 공급하는 것을 특징으로 하는 대기전력 저감장치.And the starting circuit supplies a bias current to the switching power supply circuit when the electronic device is first connected to an AC power source.
  14. 제 13 항에 있어서,The method of claim 13,
    상기 기동회로는The starting circuit
    트리거신호를 발생시키는 트리거회로;A trigger circuit for generating a trigger signal;
    상기 트리거신호에 의해 턴온되어 상기 스위칭 전원회로에 바이어스 전류를 공급하는 기동전원회로;A starting power supply circuit which is turned on by the trigger signal and supplies a bias current to the switching power supply circuit;
    상기 기동전원회로를 턴오프 시키는 명령을 내리는 차단시점 검출회로;A interruption time detection circuit for giving a command to turn off the starting power supply circuit;
    상기 차단시점 검출회로의 명령에 의해 기동전원회로를 턴오프 시키는 기동전원 차단회로를 포함하는 것을 특징으로 하는 대기전력 저감장치.And a starting power interrupting circuit for turning off a starting power supply circuit by a command of the interruption time detecting circuit.
  15. 제 14 항에 있어서,The method of claim 14,
    상기 제어회로는 전기 에너지가 충전되는 제 2 전기이중층커패시터를 포함하고, The control circuit includes a second electric double layer capacitor is charged with electrical energy,
    상기 차단시점 검출회로는 상기 제 2 전기이중층커패시터의 충전전압을 검출하여 상기 기동전원회로의 차단시점을 결정하는 것을 특징으로 하는 대기전력 저감장치.The interruption time detecting circuit detects the charging voltage of the second electric double layer capacitor to determine the interruption time of the starting power supply circuit.
  16. 제 14 항에 있어서,The method of claim 14,
    상기 제어회로는 상기 스위칭 전원회로의 출력을 정류하는 제 3 정류회로를 포함하고,The control circuit includes a third rectifier circuit for rectifying the output of the switching power supply circuit,
    상기 차단시점 검출회로는 상기 제 3 정류회로의 출력을 검출하여 상기 기동전원회로의 차단시점을 결정하는 것을 특징으로 하는 대기전력 저감장치.The interruption time detection circuit detects the output of the third rectifier circuit to determine the interruption time of the starting power supply circuit.
  17. 제 14 항에 있어서,The method of claim 14,
    상기 차단시점 검출회로는 상기 기동전원회로가 턴온되었을 때만 동작하는 것을 특징으로 하는 대기전력 저감장치.And said interruption time detecting circuit operates only when said starting power supply circuit is turned on.
PCT/KR2010/007224 2010-02-19 2010-10-21 Standby power reduction device WO2011102587A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR1020100015112A KR100974334B1 (en) 2010-02-19 2010-02-19 Standby power reduction device
KR10-2010-0015112 2010-02-19

Publications (1)

Publication Number Publication Date
WO2011102587A1 true WO2011102587A1 (en) 2011-08-25

Family

ID=42759356

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/KR2010/007224 WO2011102587A1 (en) 2010-02-19 2010-10-21 Standby power reduction device

Country Status (2)

Country Link
KR (1) KR100974334B1 (en)
WO (1) WO2011102587A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2023043380A1 (en) 2021-09-17 2023-03-23 Iskra, D.O.O. A capacitor power supply loss reduction circuit

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101230378B1 (en) 2011-02-14 2013-02-06 엘아이지넥스원 주식회사 Apparatus for controlling on/off function of atx system
CN104007709B (en) * 2013-02-22 2017-02-22 珠海格力电器股份有限公司 Electrical equipment and control device and control method thereof

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001037235A (en) * 1999-07-23 2001-02-09 Toshiba Corp Stand-by power supply equipment
US6414864B1 (en) * 1999-11-11 2002-07-02 Lg Electronics Inc. Circuit for reducing standby power of electric apparatus
KR100474636B1 (en) * 2002-11-15 2005-03-11 엘지전자 주식회사 Power supply device for a monitor
US20060023477A1 (en) * 2004-07-29 2006-02-02 Jong-Woon Lee Electronic apparatus

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001037235A (en) * 1999-07-23 2001-02-09 Toshiba Corp Stand-by power supply equipment
US6414864B1 (en) * 1999-11-11 2002-07-02 Lg Electronics Inc. Circuit for reducing standby power of electric apparatus
KR100474636B1 (en) * 2002-11-15 2005-03-11 엘지전자 주식회사 Power supply device for a monitor
US20060023477A1 (en) * 2004-07-29 2006-02-02 Jong-Woon Lee Electronic apparatus

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2023043380A1 (en) 2021-09-17 2023-03-23 Iskra, D.O.O. A capacitor power supply loss reduction circuit

Also Published As

Publication number Publication date
KR100974334B1 (en) 2010-08-05

Similar Documents

Publication Publication Date Title
WO2018139740A1 (en) Battery pack, method for managing battery pack, and vehicle comprising battery pack
WO2019216532A1 (en) Battery control device and energy storage system comprising same
WO2018147635A1 (en) Charging control device for charging electric vehicle
WO2019212128A1 (en) Battery management device, battery management method and energy storage system comprising battery management device
WO2014148839A1 (en) Wireless power transmitting unit, wireless power receiving unit, and control methods thereof
WO2014178660A1 (en) Wireless power transmitter, wireless power receiver and control method thereof
WO2014148863A1 (en) Wireless power transmitter, wireless power receiver, and control methods thereof
WO2011052924A2 (en) Standby power reduction device
WO2015072778A1 (en) Wireless power transmission device capable of simultaneously performing multi-charge
WO2010101436A2 (en) Standby power shut-off device and a control method therefor
WO2019078589A1 (en) Battery pack and power system comprising same
WO2014123350A1 (en) Low-heat wireless power receiving apparatus and method therefor
WO2018074809A1 (en) Cell balancing system and control method
WO2014081054A1 (en) Charging control device and control method for wireless charging mobile phone
WO2017160098A1 (en) Method and apparatus for reducing noise generated by rectification diode located at primary side of switching power supply
WO2022103107A1 (en) Power supply circuit
WO2021085759A1 (en) Static transfer switch, and ups module to which static transfer switch is applied
WO2015069010A1 (en) Direct current uninterruptible power supply system
WO2011102587A1 (en) Standby power reduction device
WO2021033956A1 (en) Battery system and operating method thereof
WO2018044078A1 (en) Control system for switching dc-dc voltage converter from buck operation mode to safe operation mode
WO2019098661A1 (en) Device for reducing standby power and electronic device therefor
WO2020004820A1 (en) Circulation charging system for electric vehicle
WO2018093149A1 (en) Control system for switching dc-to-dc voltage converter from boost operating mode to safe operating mode
WO2021118090A1 (en) Standby power cutoff charging apparatus and method capable of switching charging mode

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 10846225

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 10846225

Country of ref document: EP

Kind code of ref document: A1