WO2011067069A1 - Omega shaped nanowire field effect transistors - Google Patents

Omega shaped nanowire field effect transistors Download PDF

Info

Publication number
WO2011067069A1
WO2011067069A1 PCT/EP2010/066961 EP2010066961W WO2011067069A1 WO 2011067069 A1 WO2011067069 A1 WO 2011067069A1 EP 2010066961 W EP2010066961 W EP 2010066961W WO 2011067069 A1 WO2011067069 A1 WO 2011067069A1
Authority
WO
WIPO (PCT)
Prior art keywords
nanowire
silicon
gate structure
doped
distal end
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/EP2010/066961
Other languages
French (fr)
Inventor
Jeffrey Sleight
Sarunya Bangsaruntip
Guy Cohen
Josephine Chang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
IBM United Kingdom Ltd
International Business Machines Corp
Original Assignee
IBM United Kingdom Ltd
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by IBM United Kingdom Ltd, International Business Machines Corp filed Critical IBM United Kingdom Ltd
Priority to CN201080054741.8A priority Critical patent/CN102640270B/en
Publication of WO2011067069A1 publication Critical patent/WO2011067069A1/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/40—FETs having zero-dimensional [0D], one-dimensional [1D] or two-dimensional [2D] charge carrier gas channels
    • H10D30/43—FETs having zero-dimensional [0D], one-dimensional [1D] or two-dimensional [2D] charge carrier gas channels having one-dimensional [1D] charge carrier gas channels, e.g. quantum wire FETs or transistors having 1D quantum-confined channels
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B82—NANOTECHNOLOGY
    • B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y10/00—Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/014—Manufacture or treatment of FETs having zero-dimensional [0D] or one-dimensional [1D] channels, e.g. quantum wire FETs, single-electron transistors [SET] or Coulomb blockade transistors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/027—Manufacture or treatment of FETs having insulated gates [IGFET] of lateral single-gate IGFETs
    • H10D30/0275—Manufacture or treatment of FETs having insulated gates [IGFET] of lateral single-gate IGFETs forming single crystalline semiconductor source or drain regions resulting in recessed gates, e.g. forming raised source or drain regions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/031—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT]
    • H10D30/0321—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] comprising silicon, e.g. amorphous silicon or polysilicon
    • H10D30/0323—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] comprising silicon, e.g. amorphous silicon or polysilicon comprising monocrystalline silicon
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/6729—Thin-film transistors [TFT] characterised by the electrodes
    • H10D30/673—Thin-film transistors [TFT] characterised by the electrodes characterised by the shapes, relative sizes or dispositions of the gate electrodes
    • H10D30/6733—Multi-gate TFTs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/6729—Thin-film transistors [TFT] characterised by the electrodes
    • H10D30/673—Thin-film transistors [TFT] characterised by the electrodes characterised by the shapes, relative sizes or dispositions of the gate electrodes
    • H10D30/6735—Thin-film transistors [TFT] characterised by the electrodes characterised by the shapes, relative sizes or dispositions of the gate electrodes having gates fully surrounding the channels, e.g. gate-all-around
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/6757—Thin-film transistors [TFT] characterised by the structure of the channel, e.g. transverse or longitudinal shape or doping profile
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/117—Shapes of semiconductor bodies
    • H10D62/118—Nanostructure semiconductor bodies
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/01—Manufacture or treatment
    • H10D86/011—Manufacture or treatment comprising FinFETs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/201—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates the substrates comprising an insulating layer on a semiconductor body, e.g. SOI
    • H10D86/215—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates the substrates comprising an insulating layer on a semiconductor body, e.g. SOI comprising FinFETs

Definitions

  • the present invention relates to semiconductor nanowire field effect transistors.
  • a nanowire field effect transistor includes doped portions of nanowire that contact the channel region and serve as source and drain regions of the device. Previous fabrication methods that used ion-implantation to dope the small diameter nanowire may result in undesirable amorphization of the nanowire or an undesirable junction doping profile.
  • a method for forming a nanowire field effect transistor (FET) device includes forming a nanowire on a semiconductor substrate, forming a first gate structure on a first portion of the nanowire, forming a first protective spacer adjacent to sidewalls of the first gate structure and over portions of the nanowire extending from the first gate structure, removing exposed portions of the nanowire left unprotected by the first spacer, and epitaxially growing a doped semiconductor material on exposed cross sections of the nanowire to form a first source region and a first drain region
  • a method for a nanowire field effect transistor (FET) device includes forming a nanowire on a semiconductor substrate, forming a gate structure on a portion of the nanowire, forming a protective spacer adjacent to sidewalls of the gate structure and over portions of the nanowire extending from the gate structure, removing exposed portions of the nanowire to form a cavity defined by the nanowire surrounded by the gate structure, the semiconductor substrate, and the spacer, and epitaxially growing a doped semiconductor material in the cavity from exposed cross sections of the nanowire.
  • FET nanowire field effect transistor
  • a nanowire field effect transistor (FET) device in yet another aspect of the present invention, includes a channel region including a silicon portion disposed on a semiconductor substrate having a first distal end extending from the channel region and a second distal end extending from the channel region, the silicon portion is partially surrounded by a gate structure disposed circumferentially on the silicon portion, a source region including a first doped epi- silicon nanowire extension contacting the first distal end of the silicon portion, and a drain region including a second doped epi-silicon nanowire extension contacting the second distal end of the silicon portion.
  • FET nanowire field effect transistor
  • a nanowire field effect transistor (FET) device in yet another aspect of the present invention, includes a channel region disposed on a semiconductor substrate including a silicon portion having a first distal end and a second distal end, the silicon portion is surrounded by a gate structure disposed circumferentially on the silicon portion, a first cavity defined by the first distal end of the silicon portion, the semiconductor substrate, and an inner diameter of the gate structure, a second cavity defined by the second distal end of the silicon portion, the semiconductor substrate, and an inner diameter of the gate structure, a source region including a first doped epi-silicon nanowire extension epitaxially extending from the first distal end of the silicon portion in the first cavity, and a drain region including a second doped epi-silicon nanowire extension epitaxially extending from the second distal end of the silicon portion in the second cavity.
  • FET nanowire field effect transistor
  • FIGS. 1-12B illustrate an exemplary method for forming field effect transistor (FET) devices.
  • FIGS. 13A-14B illustrate an alternate exemplary method for forming field effect transistor (FET) devices.
  • a silicon on insulator (SOI) portion 102 is defined on a buried oxide (BOX) layer 104 that is disposed on a silicon substrate 100.
  • the SOI portion 102 includes a SOI pad region 106, a SOI pad region 108, and nanowire portions 109.
  • the SOI portion 102 may be patterned by the use of lithography followed by an etching process such as, for example, reactive ion etching (RIE).
  • RIE reactive ion etching
  • FIG. 2 illustrates the nanowires 110 disposed on the BOX layer 104 following an oxidation process that reduces the diameter of the nanowires 110.
  • the reduction of the diameter of the nanowires 110 may be performed by, for example, an oxidation of the nanowires 110 followed by the etching of the grown oxide. The oxidation and etching process may be repeated to achieve a desired nanowire 110 diameter.
  • gates are formed over the channel regions of the nanowires 110 (described below).
  • FIG. 3 A illustrates gates 402 that are formed on the nanowires 110, as described in further detail below, and capped with a polysilicon layer (capping layer) 404.
  • a hardmask layer 406, such as, for example silicon nitride (Si 3 N 4 ) is deposited over the polysilicon layer 404.
  • the polysilicon layer 404 and the hardmask layer 406 may be formed by depositing polysilicon material over the BOX layer 104 and the SOI portion 102, depositing the hardmask material over the polysilicon material, and etching by RIE to form the polysilicon layer 406 and the hardmask layer 404 illustrated in FIG. 3A.
  • the etching of the gate 402 may be performed by directional etching that results in straight sidewalls of the gate 402.
  • FIG. 3B illustrates a perspective view of an exemplary alternate arrangement that includes a plurality of gates 402 that are formed on the nanowires 110 between SOI pad regions 106 and 108.
  • the fabrication of the arrangement shown in FIG. 3B may be performed using similar methods as described above for the fabrication of a single row of gates 402 line, and illustrates how the methods described herein may be used to form any number of devices on a nanowire between SOI pad regions 106 and 108.
  • FIG. 4 illustrates a cross sectional view of a gate 402 along the line A-A (of FIG. 3 A).
  • the gate 402 is formed by depositing a first gate dielectric layer 502, such as silicon dioxide (Si0 2 ) on a channel portion of the nanowire 110.
  • a second gate dielectric layer 504 such as, for example, hafnium oxide (Hf0 2 ) is formed on the first gate dielectric layer 502.
  • a metal layer 506 such as, for example, tantalum nitride (TaN) is formed on the second gate dielectric layer 504.
  • the metal layer 506 is surrounded by polysilicon layer 404 (of FIG. 3A).
  • FIGS. 5 A and 5B illustrate the spacer portions 604 formed along opposing sides of the polysilicon layer 404.
  • the spacers are formed by depositing a blanket dielectric film such as silicon nitride and etching the dielectric film from all horizontal surfaces by RIE.
  • the spacer walls 604 are formed around portions of the nanowire 110 that extend from the polysilicon layer 404 and surround portions of the nanowires 110.
  • FIGS. 5A and 5B include spacer portions 602 that are formed under the nanowires 110, and in the undercut regions 202 (of
  • FIG. 2 shows a diagrammatic representation of FIG. 1 of FIG. 1.
  • FIG. 6A illustrates a cross-sectional view (of FIG. 5 A).
  • FIG. 6B illustrates a similar cross- sectional view of the exemplary alternate arrangement of FIG. 5B.
  • FIGS. 7 A and 7B illustrate cross-sectional views of the resultant structures following a selective RIE process, that removes exposed portions of the nanowires 110 and the SOI pad regions 106 and 108 (shown in FIG. 6A).
  • An example of a selective RIE process includes a RIE based on HBr chemistry that etches silicon while being selective to reduce the etching of dielectrics such as silicon oxide and silicon nitride.
  • the portions of the nanowire 110 that are surrounded by the spacer walls 604 are not etched, and have exposed cross sections defined by the spacer walls 604.
  • FIGS. 8 A and 8B illustrate cross-sectional views of the resultant structures following a selective epi-silicon growth to form epi-nanowire extensions 902 (nanowire extensions).
  • the nanowire extensions 902 are epitaxially grown from the exposed cross-sectional portions of the nanowire 110 that are surrounded by the spacer walls 604.
  • the nanowire extensions 902 are formed by epitaxially growing, for example, in-situ doped silicon (Si) or a silicon germanium (SiGe) that may be either n-type or p-type doped.
  • the in-situ doped epi process forms the source region and the drain region of the nanowire FET.
  • a chemical vapor deposition (CVD) reactor may be used to perform the epitaxial growth.
  • Precursors for silicon epitaxy include SiCl 4 , SiH 4 combined with HCL. The use of chlorine allows selective deposition of silicon only on exposed silicon surfaces.
  • a precursor for SiGe may be GeH 4 , which may obtain deposition selectivity without HCL.
  • Precursors for dopants may include PH 3 or AsH 3 for n-type doping and B 2 H 6 for p-type doping.
  • Deposition temperatures may range from 550°C to 1000°C for pure silicon deposition, and as low as 300°C for pure Ge deposition.
  • FIGS. 9A-10B illustrate an exemplary method for fabricating complementary metal-oxide- semiconductors (CMOS) having both N-FETs and P-FETs fabricated on the same chip. Since N-FETs and P-FETs have nanowire extensions with different types of dopants, the N- FET device and P-FET device nanowire extensions are grown in separately.
  • CMOS complementary metal-oxide- semiconductors
  • FIG. 9A a P-FET and N-FET device is shown.
  • the N-FET is covered with an epi blocking mask 1001 that blocks the growth from the exposed cross-sectional portions of the nanowire 110.
  • the epi blocking mask 1001 may be, for example, a deposited oxide film that is patterned to cover the N-FET devices.
  • FIG. 9B illustrates a similar process as described in FIG. 9A for a plurality of N-FET and P- FET devices.
  • the epi blocking masks 1001 are removed, and a second epi blocking mask 1101 is deposited and patterned to cover the P-FET and the p+ doped nanowire extensions 902P.
  • Selective epitaxy with n-type in-situ doping is used to form the n+ doped nanowire extensions 902N.
  • the second epi blocking mask 1101 may be removed. The order by which the P-FET and N-FET nanowire extensions 902 are formed may be chosen to minimize diffusion of dopants in the first grown extension during the growth of the second nanowire extension.
  • the epitaxy of the n+ doped nanowire extensions 902N may be formed prior to forming the p+ doped nanowire extensions 902P. Since the formation of the nanowire extensions 902 may be carried out in separate processing steps, the extensions composition may be different. For example, SiGe nanowire extensions may be formed for the P-FET devices while pure silicon nanowire extensions may be formed for the N-FET devices.
  • FIGS. 11 A and 1 IB illustrate an example of the resultant structures following a thermal process (performed after the growth of the nanowire extensions 902 described above) that diffuses the doped ions from the nanowire extensions 902 into the regions 1202 of the nanowires 110 that are surrounded by the spacer walls 604 and the gates 404 to overlap the device.
  • the nanowire extensions 902 are uniformly doped when grown; resulting in a uniform doping profile in the regions 1202 of the nanowires 110 following diffusion of the ions from the nanowire extension 902 into the regions 1202.
  • CMOS devices described above in FIGS. 9A-10B
  • a similar thermal process may be performed.
  • the thermal process may be performed in a rapid thermal annealing (RTA) chamber.
  • the thermal process may be performed, for example, at annealing temperatures between 900°C to 1100°C for 0-10 seconds in an ambient N 2 gas.
  • the annealing temperature rate may range, for example, between 50°C/second to 300°C/second.
  • FIGS. 12A and 12B illustrate a resultant structure following silicidation where a silicide 1302 is formed on the nanowires extensions 902, and over the polysilicon layer 404.
  • silicide forming metals examples include Ni, Pt, Co, and alloys such as NiPt. When Ni is used the NiSi phase is formed due to its low resistivity. For example, formation temperatures include 400-600°C. Once the silicidation process is performed, capping layers and vias for connectivity (not shown) may be formed.
  • FIGS. 13A-14B illustrate an alternate exemplary method for forming a nanowire FET.
  • the alternate exemplary method is similar to the method described above in FIGS. 1-12B.
  • FIGS. 13A and 13B illustrate a cross-sectional view of the resultant structure.
  • the lateral etching process that forms cavities 1402 may be time based. Width variation in spacer 604 may lead to variations in the position of the edges of the recessed nanowires 110.
  • the etching rate in the cavity 1402 depends on the size of the cavity, with narrower orifice corresponding to slower etch rates. Variations in the nanowire size will therefore lead to variations in the depth of cavity 1402.
  • the variations described above may be reduced by bombarding the exposed ends of nanowire 110 with ions (e.g. silicon ions, germanium ions, and even dopants such as boron which do not amorphize) prior to the formation of the spacer 604 (in FIGS. 5A and 5B).
  • ions e.g. silicon ions, germanium ions, and even dopants such as boron which do not amorphize
  • the etching rate of the bombarded portions of nanowires 110 is several times faster than that of the un-exposed portion of nanowire 110 protected by gate material 402.
  • the cavity 1402 becomes self-aligned with the sidewalls of gate 402 when etched.
  • the deposition process may anneal the exposed nanowire 110 portions (that have been bombarded with ions) and increase the etching resistance of the exposed nanowire 110 portion.
  • the spacer 604 may be formed at a low temperature, for example, less than 500°C to avoid annealing the bombarded portions of the nanowires 110. If other materials are used to form the nanowires 110 are used, the formation temperature of the spacer 604 may be higher.
  • An alternative that accommodates high temperature deposition of spacer 604 includes performing an ion implantation at an oblique angle to the substrate 100 after the deposition of the spacer 604 with an ion energy that damages the portions of the nanowires 110 that are encapsulated by spacer 604.
  • FIGS. 14A and 14B a cross-sectional view of the resultant structure having nanowire extensions 1502 that are formed from an in-situ doped epi- silicon growth process similar to the process described above in FIGS. 8 A and 8B.
  • the epi silicon growth began in the cavity 1402 (of FIGS. 13A and 13B) from the exposed nanowire 110 in the gate 402 to form the nanowire extensions 1502.
  • the doping may be activated by, for example, a laser or flash anneal process.
  • the laser or flash annealing may reduce diffusion of ions into the channel region 1501 of the gate 402, and result in a high uniform concentration of doping in the nanowire extensions 1502 with an abrupt junction in the nanowires 110.
  • silicidation similar to the process described in FIGS. 12A and 12B above may be performed and capping layers and vias for connectivity (not shown) may be formed.

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Nanotechnology (AREA)
  • Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Theoretical Computer Science (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Thin Film Transistor (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)

Abstract

A method for forming a nanowire field effect transistor (FET) device includes forming a nanowire (110) on a semiconductor substrate, (100) forming a first gate structure on a first portion of the nanowire, forming a first protective spacer (604) adjacent to sidewalls of the first gate structure and over portions of the nanowire extending from the first gate structure, removing exposed portions of the nanowire left unprotected by the first spacer, and epitaxially growing a doped semiconductor material (902) on exposed cross sections of the nanowire to form a first source region and a first drain region.

Description

OMEGA SHAPED NANOWIRE FIELD EFFECT TRANSISTORS
FIELD OF INVENTION The present invention relates to semiconductor nanowire field effect transistors.
DESCRIPTION OF RELATED ART
A nanowire field effect transistor (FET) includes doped portions of nanowire that contact the channel region and serve as source and drain regions of the device. Previous fabrication methods that used ion-implantation to dope the small diameter nanowire may result in undesirable amorphization of the nanowire or an undesirable junction doping profile.
BRIEF SUMMARY
In one aspect of the present invention, a method for forming a nanowire field effect transistor (FET) device includes forming a nanowire on a semiconductor substrate, forming a first gate structure on a first portion of the nanowire, forming a first protective spacer adjacent to sidewalls of the first gate structure and over portions of the nanowire extending from the first gate structure, removing exposed portions of the nanowire left unprotected by the first spacer, and epitaxially growing a doped semiconductor material on exposed cross sections of the nanowire to form a first source region and a first drain region
In another aspect of the present invention, A method for a nanowire field effect transistor (FET) device includes forming a nanowire on a semiconductor substrate, forming a gate structure on a portion of the nanowire, forming a protective spacer adjacent to sidewalls of the gate structure and over portions of the nanowire extending from the gate structure, removing exposed portions of the nanowire to form a cavity defined by the nanowire surrounded by the gate structure, the semiconductor substrate, and the spacer, and epitaxially growing a doped semiconductor material in the cavity from exposed cross sections of the nanowire. In yet another aspect of the present invention, a nanowire field effect transistor (FET) device includes a channel region including a silicon portion disposed on a semiconductor substrate having a first distal end extending from the channel region and a second distal end extending from the channel region, the silicon portion is partially surrounded by a gate structure disposed circumferentially on the silicon portion, a source region including a first doped epi- silicon nanowire extension contacting the first distal end of the silicon portion, and a drain region including a second doped epi-silicon nanowire extension contacting the second distal end of the silicon portion.
In yet another aspect of the present invention, a nanowire field effect transistor (FET) device includes a channel region disposed on a semiconductor substrate including a silicon portion having a first distal end and a second distal end, the silicon portion is surrounded by a gate structure disposed circumferentially on the silicon portion, a first cavity defined by the first distal end of the silicon portion, the semiconductor substrate, and an inner diameter of the gate structure, a second cavity defined by the second distal end of the silicon portion, the semiconductor substrate, and an inner diameter of the gate structure, a source region including a first doped epi-silicon nanowire extension epitaxially extending from the first distal end of the silicon portion in the first cavity, and a drain region including a second doped epi-silicon nanowire extension epitaxially extending from the second distal end of the silicon portion in the second cavity.
Additional features and advantages are realized through the techniques of the present invention. Other embodiments and aspects of the invention are described in detail herein and are considered a part of the claimed invention. For a better understanding of the invention with the advantages and the features, refer to the description and to the drawings.
BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS
The subject matter which is regarded as the invention is particularly pointed out and distinctly claimed in the claims at the conclusion of the specification. The forgoing and other features, and advantages of the invention are apparent from the following detailed description taken in conjunction with the accompanying drawings in which: FIGS. 1-12B illustrate an exemplary method for forming field effect transistor (FET) devices.
FIGS. 13A-14B illustrate an alternate exemplary method for forming field effect transistor (FET) devices.
DETAILED DESCRIPTION
With reference now to FIG. 1, a silicon on insulator (SOI) portion 102 is defined on a buried oxide (BOX) layer 104 that is disposed on a silicon substrate 100. The SOI portion 102 includes a SOI pad region 106, a SOI pad region 108, and nanowire portions 109. The SOI portion 102 may be patterned by the use of lithography followed by an etching process such as, for example, reactive ion etching (RIE).
FIG. 2 illustrates the nanowires 110 disposed on the BOX layer 104 following an oxidation process that reduces the diameter of the nanowires 110. The reduction of the diameter of the nanowires 110 may be performed by, for example, an oxidation of the nanowires 110 followed by the etching of the grown oxide. The oxidation and etching process may be repeated to achieve a desired nanowire 110 diameter. Once the diameters of the nanowires 110 have been reduced, gates are formed over the channel regions of the nanowires 110 (described below).
FIG. 3 A illustrates gates 402 that are formed on the nanowires 110, as described in further detail below, and capped with a polysilicon layer (capping layer) 404. A hardmask layer 406, such as, for example silicon nitride (Si3N4) is deposited over the polysilicon layer 404. The polysilicon layer 404 and the hardmask layer 406 may be formed by depositing polysilicon material over the BOX layer 104 and the SOI portion 102, depositing the hardmask material over the polysilicon material, and etching by RIE to form the polysilicon layer 406 and the hardmask layer 404 illustrated in FIG. 3A. The etching of the gate 402 may be performed by directional etching that results in straight sidewalls of the gate 402.
FIG. 3B illustrates a perspective view of an exemplary alternate arrangement that includes a plurality of gates 402 that are formed on the nanowires 110 between SOI pad regions 106 and 108. The fabrication of the arrangement shown in FIG. 3B may be performed using similar methods as described above for the fabrication of a single row of gates 402 line, and illustrates how the methods described herein may be used to form any number of devices on a nanowire between SOI pad regions 106 and 108.
FIG. 4 illustrates a cross sectional view of a gate 402 along the line A-A (of FIG. 3 A). The gate 402 is formed by depositing a first gate dielectric layer 502, such as silicon dioxide (Si02) on a channel portion of the nanowire 110. A second gate dielectric layer 504 such as, for example, hafnium oxide (Hf02) is formed on the first gate dielectric layer 502. A metal layer 506 such as, for example, tantalum nitride (TaN) is formed on the second gate dielectric layer 504. The metal layer 506 is surrounded by polysilicon layer 404 (of FIG. 3A). Doping the polysilicon layer 404 with impurities such as boron (p-type), or phosphorus (n-type) makes the polysilicon layer 404 conductive. FIGS. 5 A and 5B illustrate the spacer portions 604 formed along opposing sides of the polysilicon layer 404. The spacers are formed by depositing a blanket dielectric film such as silicon nitride and etching the dielectric film from all horizontal surfaces by RIE. The spacer walls 604 are formed around portions of the nanowire 110 that extend from the polysilicon layer 404 and surround portions of the nanowires 110. FIGS. 5A and 5B include spacer portions 602 that are formed under the nanowires 110, and in the undercut regions 202 (of
FIG. 2).
FIG. 6A illustrates a cross-sectional view (of FIG. 5 A). FIG. 6B illustrates a similar cross- sectional view of the exemplary alternate arrangement of FIG. 5B.
FIGS. 7 A and 7B illustrate cross-sectional views of the resultant structures following a selective RIE process, that removes exposed portions of the nanowires 110 and the SOI pad regions 106 and 108 (shown in FIG. 6A). An example of a selective RIE process includes a RIE based on HBr chemistry that etches silicon while being selective to reduce the etching of dielectrics such as silicon oxide and silicon nitride. The portions of the nanowire 110 that are surrounded by the spacer walls 604 are not etched, and have exposed cross sections defined by the spacer walls 604. FIGS. 8 A and 8B illustrate cross-sectional views of the resultant structures following a selective epi-silicon growth to form epi-nanowire extensions 902 (nanowire extensions). The nanowire extensions 902 are epitaxially grown from the exposed cross-sectional portions of the nanowire 110 that are surrounded by the spacer walls 604. The nanowire extensions 902 are formed by epitaxially growing, for example, in-situ doped silicon (Si) or a silicon germanium (SiGe) that may be either n-type or p-type doped. The in-situ doped epi process forms the source region and the drain region of the nanowire FET. As an example, a chemical vapor deposition (CVD) reactor may be used to perform the epitaxial growth. Precursors for silicon epitaxy include SiCl4, SiH4 combined with HCL. The use of chlorine allows selective deposition of silicon only on exposed silicon surfaces. A precursor for SiGe may be GeH4, which may obtain deposition selectivity without HCL. Precursors for dopants may include PH3 or AsH3 for n-type doping and B2H6 for p-type doping. Deposition temperatures may range from 550°C to 1000°C for pure silicon deposition, and as low as 300°C for pure Ge deposition.
FIGS. 9A-10B illustrate an exemplary method for fabricating complementary metal-oxide- semiconductors (CMOS) having both N-FETs and P-FETs fabricated on the same chip. Since N-FETs and P-FETs have nanowire extensions with different types of dopants, the N- FET device and P-FET device nanowire extensions are grown in separately. Referring to FIG. 9A, a P-FET and N-FET device is shown. The N-FET is covered with an epi blocking mask 1001 that blocks the growth from the exposed cross-sectional portions of the nanowire 110. The epi blocking mask 1001 may be, for example, a deposited oxide film that is patterned to cover the N-FET devices. The P-FET cross-sectional portions of the nanowire 110 are exposed allowing the formation of the p+ doped nanowire extensions 902P using a selective epitaxially grown silicon deposition process similar to the process described above. FIG. 9B illustrates a similar process as described in FIG. 9A for a plurality of N-FET and P- FET devices.
Referring to FIGS. 10A and 10B, following the growth of the p+ doped nanowire extensions 902P (in FIGS. 9A and 9B), the epi blocking masks 1001 are removed, and a second epi blocking mask 1101 is deposited and patterned to cover the P-FET and the p+ doped nanowire extensions 902P. Selective epitaxy with n-type in-situ doping is used to form the n+ doped nanowire extensions 902N. Once the n+ doped nanowire extensions 902N are formed, the second epi blocking mask 1101 may be removed. The order by which the P-FET and N-FET nanowire extensions 902 are formed may be chosen to minimize diffusion of dopants in the first grown extension during the growth of the second nanowire extension. Thus, the epitaxy of the n+ doped nanowire extensions 902N may be formed prior to forming the p+ doped nanowire extensions 902P. Since the formation of the nanowire extensions 902 may be carried out in separate processing steps, the extensions composition may be different. For example, SiGe nanowire extensions may be formed for the P-FET devices while pure silicon nanowire extensions may be formed for the N-FET devices.
FIGS. 11 A and 1 IB illustrate an example of the resultant structures following a thermal process (performed after the growth of the nanowire extensions 902 described above) that diffuses the doped ions from the nanowire extensions 902 into the regions 1202 of the nanowires 110 that are surrounded by the spacer walls 604 and the gates 404 to overlap the device. The nanowire extensions 902 are uniformly doped when grown; resulting in a uniform doping profile in the regions 1202 of the nanowires 110 following diffusion of the ions from the nanowire extension 902 into the regions 1202. For the CMOS devices (described above in FIGS. 9A-10B), a similar thermal process may be performed. When the n-type and p-type dopant diffusion properties are similar, similar doped regions of the nanowires 110 for both PFET and NFET devices will result. When the n-type and p-type dopant diffusion properties are dissimilar, the penetration of the n-type and p-type dopants may result in dissimilar regions 1202 in the nanowires 110. The thermal process may be performed in a rapid thermal annealing (RTA) chamber. The thermal process may be performed, for example, at annealing temperatures between 900°C to 1100°C for 0-10 seconds in an ambient N2 gas. The annealing temperature rate may range, for example, between 50°C/second to 300°C/second.
FIGS. 12A and 12B illustrate a resultant structure following silicidation where a silicide 1302 is formed on the nanowires extensions 902, and over the polysilicon layer 404.
Examples of silicide forming metals include Ni, Pt, Co, and alloys such as NiPt. When Ni is used the NiSi phase is formed due to its low resistivity. For example, formation temperatures include 400-600°C. Once the silicidation process is performed, capping layers and vias for connectivity (not shown) may be formed.
FIGS. 13A-14B illustrate an alternate exemplary method for forming a nanowire FET. The alternate exemplary method is similar to the method described above in FIGS. 1-12B.
However, when the nanowires 110 are etched to remove the exposed portions of the nanowires 110, the etching process removes a portion of the nanowires 110 that are surrounded by the spacer walls 604 and the gates 402 to recess the nanowires 110 into the gates 402, and form cavities 1402 defined by the gates 402, the nanowires 110 and the spacer walls 604. FIGS. 13A and 13B illustrate a cross-sectional view of the resultant structure.
The lateral etching process that forms cavities 1402 may be time based. Width variation in spacer 604 may lead to variations in the position of the edges of the recessed nanowires 110. The etching rate in the cavity 1402 depends on the size of the cavity, with narrower orifice corresponding to slower etch rates. Variations in the nanowire size will therefore lead to variations in the depth of cavity 1402.
The variations described above may be reduced by bombarding the exposed ends of nanowire 110 with ions (e.g. silicon ions, germanium ions, and even dopants such as boron which do not amorphize) prior to the formation of the spacer 604 (in FIGS. 5A and 5B). The etching rate of the bombarded portions of nanowires 110 is several times faster than that of the un-exposed portion of nanowire 110 protected by gate material 402. As a result, the cavity 1402 becomes self-aligned with the sidewalls of gate 402 when etched.
If the deposition of spacer 604 is performed at an elevated temperature, the deposition process may anneal the exposed nanowire 110 portions (that have been bombarded with ions) and increase the etching resistance of the exposed nanowire 110 portion. For silicon nanowires 110, the spacer 604 may be formed at a low temperature, for example, less than 500°C to avoid annealing the bombarded portions of the nanowires 110. If other materials are used to form the nanowires 110 are used, the formation temperature of the spacer 604 may be higher. An alternative that accommodates high temperature deposition of spacer 604 includes performing an ion implantation at an oblique angle to the substrate 100 after the deposition of the spacer 604 with an ion energy that damages the portions of the nanowires 110 that are encapsulated by spacer 604.
Referring to FIGS. 14A and 14B, a cross-sectional view of the resultant structure having nanowire extensions 1502 that are formed from an in-situ doped epi- silicon growth process similar to the process described above in FIGS. 8 A and 8B. The epi silicon growth began in the cavity 1402 (of FIGS. 13A and 13B) from the exposed nanowire 110 in the gate 402 to form the nanowire extensions 1502. Once nanowire extensions 1502 are formed, the doping may be activated by, for example, a laser or flash anneal process. The laser or flash annealing may reduce diffusion of ions into the channel region 1501 of the gate 402, and result in a high uniform concentration of doping in the nanowire extensions 1502 with an abrupt junction in the nanowires 110. Once the ions have been activated, silicidation similar to the process described in FIGS. 12A and 12B above may be performed and capping layers and vias for connectivity (not shown) may be formed.
The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention. As used herein, the singular forms "a", "an" and "the" are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms "comprises" and/or
"comprising," when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one ore more other features, integers, steps, operations, element components, and/or groups thereof.
The corresponding structures, materials, acts, and equivalents of all means or step plus function elements in the claims below are intended to include any structure, material, or act for performing the function in combination with other claimed elements as specifically claimed. The description of the present invention has been presented for purposes of illustration and description, but is not intended to be exhaustive or limited to the invention in the form disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art without departing from the scope and spirit of the invention. The embodiment was chosen and described in order to best explain the principles of the invention and the practical application, and to enable others of ordinary skill in the art to understand the invention for various embodiments with various modifications as are suited to the particular use contemplated
The diagrams depicted herein are just one example. There may be many variations to this diagram or the steps (or operations) described therein without departing from the invention. For instance, the steps may be performed in a differing order or steps may be added, deleted or modified. All of these variations are considered a part of the claimed invention.
While the preferred embodiment to the invention had been described, it will be understood that those skilled in the art, both now and in the future, may make various improvements and enhancements which fall within the scope of the claims which follow. These claims should be construed to maintain the proper protection for the invention first described.

Claims

1. A method for forming a nanowire field effect transistor (FET) device, the method comprising:
forming a nanowire on a semiconductor substrate;
forming a first gate structure on a first portion of the nanowire;
forming a first protective spacer adjacent to sidewalls of the first gate structure and over portions of the nanowire extending from the first gate structure;
removing exposed portions of the nanowire left unprotected by the first spacer; and
epitaxially growing a doped semiconductor material on exposed cross sections of the nanowire to form a first source region and a first drain region.
2. The method of claim 1, wherein the method further includes:
forming a second gate structure on a second portion of the nanowire; forming a second protective spacer adjacent to sidewalls of the second gate structure and over portions of the nanowire extending from the second gate structure;
removing exposed portions of the nanowire left unprotected by the second spacer; depositing a first protective mask over the second gate structure and the second protective spacer prior to epitaxially growing a doped semiconductor material on exposed cross sections of the nanowire to form the first source region and the first drain region;
removing the first protective mask;
depositing a second protective mask over the first gate structure, the first protective spacer, the first source region, and the first drain region; and
epitaxially growing a doped semiconductor material on exposed cross sections of the nanowire of the second gate structure to form a second source region and a second drain region.
3. The method of claim 2, wherein the epitaxially grown doped semiconductor material of the first source region and the first drain region is a p-type doped material.
4. The method of claim 2, wherein the epitaxially grown doped semiconductor material of the second source region and the second drain region is an n-type doped material.
5. The method of claim 1, wherein the first gate structure includes a silicon oxide layer disposed on a channel portion of the nanowire, a dielectric layer disposed on the silicon oxide layer, and a metal layer disposed on the dielectric layer.
6. The method of claim 1, wherein the first gate structure is formed in
circumferential layers over the gate portion of the nanowire.
7. The method of claim 1, wherein the first protective spacer includes a nitride material.
8. The method of claim 1, wherein the method further comprises heating the device to diffuse dopants from the doped semiconductor material into portions of the nanowire.
9. A method for a nanowire field effect transistor (FET) device, the method comprising:
forming a nanowire on a semiconductor substrate;
forming a gate structure on a portion of the nanowire;
forming a protective spacer adjacent to sidewalls of the gate structure and over portions of the nanowire extending from the gate structure;
removing exposed portions of the nanowire to form a cavity defined by the nanowire surrounded by the gate structure, the semiconductor substrate, and the spacer; and epitaxially growing a doped semiconductor material in the cavity from exposed cross sections of the nanowire.
10. The method of claim 9, wherein the method further includes implanting exposed portions of the nanowire with ions prior to forming a protective spacer adjacent to sidewalls of the gate and over portions of nanowire extending from the gate.
11. The method of claim 9, wherein the method further includes implanting exposed portions of the nanowire with ions to increase the etching rate properties of the exposed portions of the nanowire prior to forming a protective spacer adjacent to sidewalls of the gate and over portions of nanowire extending from the gate.
12. The method of claim 9, wherein the protective spacer adjacent to sidewalls of the gate and over portions of nanowire extending from the gate is formed at a temperature less than 500 degrees Celsius.
13. The method of claim 9 or claim 1, wherein the epitaxially grown doped semiconductor material is an n-type doped material.
14. The method of claim 9 or claim 1, wherein the epitaxially grown doped semiconductor material is a p-type doped material.
15. The method of claim 9 or claim 1, wherein the epitaxially grown doped semiconductor material is silicon.
16. The method of claim 9 or claim 1, wherein the epitaxially grown doped semiconductor material is a SiGe alloy.
17. The method of claim 9, wherein the gate structure includes a silicon oxide layer disposed on a channel portion of the nanowire, a dielectric layer disposed on the silicon oxide layer, and a metal layer disposed on the dielectric layer.
18. The method of claim 9, wherein the gate structure is formed in circumferential layers on the gate portion of the nanowire.
19. The method of claim 9, wherein the protective spacer includes a nitride material.
20. The method of claim 9 or claim 1, wherein the epitaxially grown doped semiconductor material is an in-situ doped material.
21. The method of claim 9 or claim 1, wherein the epitaxially grown doped semiconductor material is uniformly doped.
22. A nanowire field effect transistor (FET) device, comprising:
a channel region including a silicon portion disposed on a semiconductor substrate having a first distal end extending from the channel region and a second distal end extending from the channel region, the silicon portion is partially surrounded by a gate structure disposed circumferentially on the silicon portion;
a source region including a first doped epi-silicon nanowire extension contacting the first distal end of the silicon portion; and
a drain region including a second doped epi-silicon nanowire extension contacting the second distal end of the silicon portion.
23. The device of claim 22, wherein the first and second epi-silicon nanowire extensions are uniformly doped with ions.
24. The device of claim 22, wherein a portion of the first distal end of the silicon portion is doped with ions diffused from the first epi-silicon nanowire extension and a portion of the second distal end of the silicon portion is doped with ions diffused from the second epi-silicon nanowire extension.
25. The device of claim 22, wherein the silicon portion is elliptically shaped.
26. The device of claim 22, wherein the silicon portion is cylindrically shaped.
27. A nanowire field effect transistor (FET) device, comprising:
a channel region disposed on a semiconductor substrate including a silicon portion having a first distal end and a second distal end, the silicon portion is surrounded by a gate structure disposed circumferentially on the silicon portion;
a first cavity defined by the first distal end of the silicon portion, the semiconductor substrate, and an inner diameter of the gate structure; a second cavity defined by the second distal end of the silicon portion, the semiconductor substrate, and an inner diameter of the gate structure;
a source region including a first doped epi-silicon nanowire extension epitaxially extending from the first distal end of the silicon portion in the first cavity; and
a drain region including a second doped epi-silicon nanowire extension epitaxially extending from the second distal end of the silicon portion in the second cavity.
28. The device of claim 27, wherein the first epi-silicon nanowire extension fills the first cavity and second epi-silicon nanowire extension fills the second cavity.
The device of claim 27, wherein the first and second epi-silicon nanowires are
PCT/EP2010/066961 2009-12-04 2010-11-08 Omega shaped nanowire field effect transistors Ceased WO2011067069A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201080054741.8A CN102640270B (en) 2009-12-04 2010-11-08 The nano-wire field effect transistor of Ω shape

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US12/631,205 US8129247B2 (en) 2009-12-04 2009-12-04 Omega shaped nanowire field effect transistors
US12/631,205 2009-12-04

Publications (1)

Publication Number Publication Date
WO2011067069A1 true WO2011067069A1 (en) 2011-06-09

Family

ID=43127115

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/EP2010/066961 Ceased WO2011067069A1 (en) 2009-12-04 2010-11-08 Omega shaped nanowire field effect transistors

Country Status (3)

Country Link
US (2) US8129247B2 (en)
CN (1) CN102640270B (en)
WO (1) WO2011067069A1 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2013103492A1 (en) 2012-01-05 2013-07-11 International Business Machines Corporation Nanowire field effect transistors
EP3502047A1 (en) * 2017-12-22 2019-06-26 Commissariat à l'énergie atomique et aux énergies alternatives Nanowire field effect transistor with reduced contact resistance

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7884004B2 (en) * 2009-02-04 2011-02-08 International Business Machines Corporation Maskless process for suspending and thinning nanowires
US8143113B2 (en) * 2009-12-04 2012-03-27 International Business Machines Corporation Omega shaped nanowire tunnel field effect transistors fabrication
US8455334B2 (en) 2009-12-04 2013-06-04 International Business Machines Corporation Planar and nanowire field effect transistors
US8129247B2 (en) 2009-12-04 2012-03-06 International Business Machines Corporation Omega shaped nanowire field effect transistors
US8722492B2 (en) 2010-01-08 2014-05-13 International Business Machines Corporation Nanowire pin tunnel field effect devices
US8324940B2 (en) 2010-04-13 2012-12-04 International Business Machines Corporation Nanowire circuits in matched devices
US8361907B2 (en) 2010-05-10 2013-01-29 International Business Machines Corporation Directionally etched nanowire field effect transistors
US8324030B2 (en) 2010-05-12 2012-12-04 International Business Machines Corporation Nanowire tunnel field effect transistors
US8394710B2 (en) * 2010-06-21 2013-03-12 International Business Machines Corporation Semiconductor devices fabricated by doped material layer as dopant source
US8835231B2 (en) 2010-08-16 2014-09-16 International Business Machines Corporation Methods of forming contacts for nanowire field effect transistors
US8536563B2 (en) 2010-09-17 2013-09-17 International Business Machines Corporation Nanowire field effect transistors
US20130026575A1 (en) * 2011-07-28 2013-01-31 Synopsys, Inc. Threshold adjustment of transistors by controlled s/d underlap
US8900959B2 (en) 2013-03-12 2014-12-02 International Business Machines Corporation Non-replacement gate nanomesh field effect transistor with pad regions
KR102135303B1 (en) * 2013-12-27 2020-07-17 인텔 코포레이션 Diffused tip extension transistor
US9263260B1 (en) * 2014-12-16 2016-02-16 International Business Machines Corporation Nanowire field effect transistor with inner and outer gates
CN105810730B (en) * 2014-12-29 2018-12-07 中芯国际集成电路制造(上海)有限公司 Semiconductor device and its manufacturing method
US10374086B2 (en) * 2015-12-04 2019-08-06 The Regents Of The University Of California 3D transistor having a gate stack including a ferroelectric film
WO2017171824A1 (en) * 2016-03-31 2017-10-05 Intel Corporation High mobility asymmetric field effect transistors with a band-offset semiconductor drain spacer
CN108695382B (en) * 2017-04-07 2021-07-06 中芯国际集成电路制造(上海)有限公司 Semiconductor device and method of manufacturing the same
US10651291B2 (en) 2017-08-18 2020-05-12 Globalfoundries Inc. Inner spacer formation in a nanosheet field-effect transistor
US10686050B2 (en) 2018-09-26 2020-06-16 Taiwan Semiconductor Manufacturing Co., Ltd. Method of manufacturing a semiconductor device and a semiconductor device
US11217694B2 (en) * 2019-03-18 2022-01-04 Shanghai Industrial Μtechnology Research Institute Field-effect transistor and method for manufacturing the same
US10923348B2 (en) * 2019-05-29 2021-02-16 International Business Machines Corporation Gate-all-around field effect transistor using template-assisted-slective-epitaxy
US11488822B2 (en) * 2020-05-29 2022-11-01 Microsoft Technology Licensing, Llc SAG nanowire growth with ion implantation

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040166642A1 (en) * 2003-02-20 2004-08-26 Hao-Yu Chen Semiconductor nano-rod devices
US20070284613A1 (en) * 2006-06-09 2007-12-13 Chi On Chui Strain-inducing semiconductor regions
US20080061284A1 (en) * 2006-09-11 2008-03-13 International Business Machines Corporation Nanowire MOSFET with doped epitaxial contacts for source and drain
US20080179752A1 (en) * 2007-01-26 2008-07-31 Takashi Yamauchi Method of making semiconductor device and semiconductor device

Family Cites Families (87)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4638769A (en) 1985-03-18 1987-01-27 Caterpillar Inc. Engine having a multipiece cylinder block
US4995001A (en) * 1988-10-31 1991-02-19 International Business Machines Corporation Memory cell and read circuit
JPH04299569A (en) * 1991-03-27 1992-10-22 Nec Corp Manufacture of sois and transistor and its manufacture
US5308445A (en) * 1991-10-23 1994-05-03 Rohm Co., Ltd. Method of manufacturing a semiconductor device having a semiconductor growth layer completely insulated from a substrate
JPH0637302A (en) * 1992-07-14 1994-02-10 Mitsuteru Kimura Tunnel transistor
JP3319472B2 (en) * 1992-12-07 2002-09-03 富士通株式会社 Semiconductor device and manufacturing method thereof
US6365465B1 (en) * 1999-03-19 2002-04-02 International Business Machines Corporation Self-aligned double-gate MOSFET by selective epitaxy and silicon wafer bonding techniques
US6653209B1 (en) * 1999-09-30 2003-11-25 Canon Kabushiki Kaisha Method of producing silicon thin film, method of constructing SOI substrate and semiconductor device
US6982460B1 (en) * 2000-07-07 2006-01-03 International Business Machines Corporation Self-aligned gate MOSFET with separate gates
US6642115B1 (en) * 2000-05-15 2003-11-04 International Business Machines Corporation Double-gate FET with planarized surfaces and self-aligned silicides
US20060175601A1 (en) * 2000-08-22 2006-08-10 President And Fellows Of Harvard College Nanoscale wires and related devices
US6996147B2 (en) * 2001-03-30 2006-02-07 The Regents Of The University Of California Methods of fabricating nanostructures and nanowires and devices fabricated therefrom
DE10118405A1 (en) 2001-04-12 2002-10-24 Infineon Technologies Ag Heterostructure component used in electronic devices comprises a single hetero-nanotube having regions made from nanotube materials having different energy band gaps value
CA2452281A1 (en) 2001-07-26 2003-02-06 Technische Universiteit Delft Electronic device using carbon nanotubes
US6891227B2 (en) * 2002-03-20 2005-05-10 International Business Machines Corporation Self-aligned nanotube field effect transistor and method of fabricating same
US6872645B2 (en) * 2002-04-02 2005-03-29 Nanosys, Inc. Methods of positioning and/or orienting nanostructures
US6815750B1 (en) * 2002-05-22 2004-11-09 Hewlett-Packard Development Company, L.P. Field effect transistor with channel extending through layers on a substrate
US6919740B2 (en) * 2003-01-31 2005-07-19 Hewlett-Packard Development Company, Lp. Molecular-junction-nanowire-crossbar-based inverter, latch, and flip-flop circuits, and more complex circuits composed, in part, from molecular-junction-nanowire-crossbar-based inverter, latch, and flip-flop circuits
US6903013B2 (en) * 2003-05-16 2005-06-07 Chartered Semiconductor Manufacturing Ltd. Method to fill a trench and tunnel by using ALD seed layer and electroless plating
US7456476B2 (en) * 2003-06-27 2008-11-25 Intel Corporation Nonplanar semiconductor device with partially or fully wrapped around gate electrode and methods of fabrication
US6835618B1 (en) * 2003-08-05 2004-12-28 Advanced Micro Devices, Inc. Epitaxially grown fin for FinFET
US7060576B2 (en) 2003-10-24 2006-06-13 Intel Corporation Epitaxially deposited source/drain
US7311776B2 (en) * 2003-12-30 2007-12-25 The Regents Of The University Of California Localized synthesis and self-assembly of nanostructures
US7180107B2 (en) * 2004-05-25 2007-02-20 International Business Machines Corporation Method of fabricating a tunneling nanotube field effect transistor
KR100625177B1 (en) * 2004-05-25 2006-09-20 삼성전자주식회사 Manufacturing method of multi-bridge channel type MOS transistor
US7443025B2 (en) * 2004-06-07 2008-10-28 Broadcom Corporation Thermally improved placement of power-dissipating components onto a circuit board
KR100618831B1 (en) * 2004-06-08 2006-09-08 삼성전자주식회사 Gate all around type semiconductor device and manufacturing method
US7452778B2 (en) * 2004-06-10 2008-11-18 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor nano-wire devices and methods of fabrication
US8288813B2 (en) * 2004-08-13 2012-10-16 Infineon Technologies Ag Integrated memory device having columns having multiple bit lines
US7361958B2 (en) * 2004-09-30 2008-04-22 Intel Corporation Nonplanar transistors with metal gate electrodes
US7473943B2 (en) 2004-10-15 2009-01-06 Nanosys, Inc. Gate configuration for nanowire electronic devices
US20060086977A1 (en) * 2004-10-25 2006-04-27 Uday Shah Nonplanar device with thinned lower body portion and method of fabrication
US7402872B2 (en) * 2004-11-18 2008-07-22 Intel Corporation Method for forming an integrated circuit
US7598516B2 (en) * 2005-01-07 2009-10-06 International Business Machines Corporation Self-aligned process for nanotube/nanowire FETs
US20080121932A1 (en) * 2006-09-18 2008-05-29 Pushkar Ranade Active regions with compatible dielectric layers
US7518196B2 (en) 2005-02-23 2009-04-14 Intel Corporation Field effect transistor with narrow bandgap source and drain regions and method of fabrication
KR100594327B1 (en) 2005-03-24 2006-06-30 삼성전자주식회사 A semiconductor device having nanowires having a round cross section and a method of manufacturing the same
KR101127132B1 (en) * 2005-05-13 2012-03-21 삼성전자주식회사 Si nanowire substrate and fabrication method of the same, and fabrication method of thin film transistor using the same
US7230286B2 (en) * 2005-05-23 2007-06-12 International Business Machines Corporation Vertical FET with nanowire channels and a silicided bottom contact
WO2006132659A2 (en) * 2005-06-06 2006-12-14 President And Fellows Of Harvard College Nanowire heterostructures
US7387946B2 (en) * 2005-06-07 2008-06-17 Freescale Semiconductor, Inc. Method of fabricating a substrate for a planar, double-gated, transistor process
KR100618900B1 (en) 2005-06-13 2006-09-01 삼성전자주식회사 Method for manufacturing a MOS field effect transistor having a multi-channel and a MOS field effect transistor having a multi-channel manufactured according to the
US7279375B2 (en) * 2005-06-30 2007-10-09 Intel Corporation Block contact architectures for nanoscale channel transistors
US7190050B2 (en) * 2005-07-01 2007-03-13 Synopsys, Inc. Integrated circuit on corrugated substrate
US7354831B2 (en) * 2005-08-08 2008-04-08 Freescale Semiconductor, Inc. Multi-channel transistor structure and method of making thereof
US7452759B2 (en) * 2005-11-29 2008-11-18 Micron Technology, Inc. Carbon nanotube field effect transistor and methods for making same
US7871912B2 (en) * 2005-12-13 2011-01-18 Versatilis Llc Methods of making semiconductor-based electronic devices by forming freestanding semiconductor structures
US7498211B2 (en) * 2005-12-28 2009-03-03 Intel Corporation Independently controlled, double gate nanowire memory cell with self-aligned contacts
US7449373B2 (en) * 2006-03-31 2008-11-11 Intel Corporation Method of ion implanting for tri-gate devices
US7608489B2 (en) * 2006-04-28 2009-10-27 International Business Machines Corporation High performance stress-enhance MOSFET and method of manufacture
US7772071B2 (en) * 2006-05-17 2010-08-10 Chartered Semiconductor Manufacturing Ltd. Strained channel transistor and method of fabrication thereof
US7880160B2 (en) * 2006-05-22 2011-02-01 Qimonda Ag Memory using tunneling field effect transistors
US7456068B2 (en) * 2006-06-08 2008-11-25 Intel Corporation Forming ultra-shallow junctions
US20080014689A1 (en) * 2006-07-07 2008-01-17 Texas Instruments Incorporated Method for making planar nanowire surround gate mosfet
KR100745769B1 (en) 2006-09-11 2007-08-02 삼성전자주식회사 Nanowire electromechanical switching device and manufacturing method thereof, electromechanical memory device using the nanowire electromechanical device
US7893476B2 (en) * 2006-09-15 2011-02-22 Imec Tunnel effect transistors based on silicon nanowires
EP1900681B1 (en) * 2006-09-15 2017-03-15 Imec Tunnel Field-Effect Transistors based on silicon nanowires
KR100801063B1 (en) * 2006-10-02 2008-02-04 삼성전자주식회사 Gate all around type semiconductor device and manufacturing method thereof
KR100757328B1 (en) * 2006-10-04 2007-09-11 삼성전자주식회사 Monoelectron transistor and method of manufacturing the same
US7498265B2 (en) 2006-10-04 2009-03-03 Micron Technology, Inc. Epitaxial silicon growth
US20080128760A1 (en) 2006-12-04 2008-06-05 Electronics And Telecommunications Research Institute Schottky barrier nanowire field effect transistor and method for fabricating the same
US20080135949A1 (en) * 2006-12-08 2008-06-12 Agency For Science, Technology And Research Stacked silicon-germanium nanowire structure and method of forming the same
KR100881185B1 (en) * 2006-12-20 2009-02-05 삼성전자주식회사 Nonvolatile Memory Device and Its Operation Method
US8049203B2 (en) * 2006-12-22 2011-11-01 Qunano Ab Nanoelectronic structure and method of producing such
US20090217216A1 (en) 2007-02-28 2009-08-27 Motorola, Inc. Carbon nanotube circuits design methodology
JP2008252086A (en) * 2007-03-12 2008-10-16 Interuniv Micro Electronica Centrum Vzw Tunnel field effect transistor with gate tunnel barrier
US7859036B2 (en) * 2007-04-05 2010-12-28 Micron Technology, Inc. Memory devices having electrodes comprising nanowires, systems including same and methods of forming same
US7871851B2 (en) 2007-05-25 2011-01-18 RF Nano Method for integrating nanotube devices with CMOS for RF/analog SoC applications
US7812370B2 (en) * 2007-07-25 2010-10-12 Taiwan Semiconductor Manufacturing Company, Ltd. Tunnel field-effect transistor with narrow band-gap channel and strong gate coupling
US8154127B1 (en) 2007-07-30 2012-04-10 Hewlett-Packard Development Company, L.P. Optical device and method of making the same
US7795677B2 (en) * 2007-09-05 2010-09-14 International Business Machines Corporation Nanowire field-effect transistors
US7534675B2 (en) * 2007-09-05 2009-05-19 International Business Machiens Corporation Techniques for fabricating nanowire field-effect transistors
JP4966153B2 (en) * 2007-10-05 2012-07-04 株式会社東芝 Field effect transistor and manufacturing method thereof
KR20090044799A (en) 2007-11-01 2009-05-07 삼성전자주식회사 Method for manufacturing active fin and transistor comprising same
JP2009130167A (en) * 2007-11-26 2009-06-11 Renesas Technology Corp Semiconductor device and manufacturing method thereof
KR101014926B1 (en) * 2008-05-20 2011-02-15 주식회사 하이닉스반도체 Program Verification Method of Nonvolatile Memory Device
US7834345B2 (en) * 2008-09-05 2010-11-16 Taiwan Semiconductor Manufacturing Company, Ltd. Tunnel field-effect transistors with superlattice channels
US8362604B2 (en) 2008-12-04 2013-01-29 Ecole Polytechnique Federale De Lausanne (Epfl) Ferroelectric tunnel FET switch and memory
US7884004B2 (en) 2009-02-04 2011-02-08 International Business Machines Corporation Maskless process for suspending and thinning nanowires
KR20100094192A (en) 2009-02-18 2010-08-26 삼성전자주식회사 Static random access memory using carbon nanotube thin films
US8129247B2 (en) 2009-12-04 2012-03-06 International Business Machines Corporation Omega shaped nanowire field effect transistors
US8097515B2 (en) 2009-12-04 2012-01-17 International Business Machines Corporation Self-aligned contacts for nanowire field effect transistors
US8173993B2 (en) 2009-12-04 2012-05-08 International Business Machines Corporation Gate-all-around nanowire tunnel field effect transistors
US20110147840A1 (en) 2009-12-23 2011-06-23 Cea Stephen M Wrap-around contacts for finfet and tri-gate devices
US8420455B2 (en) 2010-05-12 2013-04-16 International Business Machines Corporation Generation of multiple diameter nanowire field effect transistors
US8338280B2 (en) 2010-07-08 2012-12-25 Globalfoundries Singapore Pte. Ltd. Method for fabricating nano devices
US8716072B2 (en) 2011-07-25 2014-05-06 International Business Machines Corporation Hybrid CMOS technology with nanowire devices and double gated planar devices

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040166642A1 (en) * 2003-02-20 2004-08-26 Hao-Yu Chen Semiconductor nano-rod devices
US20070284613A1 (en) * 2006-06-09 2007-12-13 Chi On Chui Strain-inducing semiconductor regions
US20080061284A1 (en) * 2006-09-11 2008-03-13 International Business Machines Corporation Nanowire MOSFET with doped epitaxial contacts for source and drain
US20080179752A1 (en) * 2007-01-26 2008-07-31 Takashi Yamauchi Method of making semiconductor device and semiconductor device

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
NEUDECK G W ED - INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS: "An overview of double-gate MOSFETs", PROCEEDINGS OF THE 15TH. BIENNIAL UNIVERSITY/GOVERNMENT/INDUSTRY MICROELECTRONICS. UGIM 2003. BOISE, ID, JUNE 30 - JULY 2, 2003, NEW YORK, NY : IEEE, US, 30 June 2003 (2003-06-30), pages 214 - 217, XP010655063, ISBN: 978-0-7803-7972-5, DOI: DOI:10.1109/UGIM.2003.1225728 *
PAVANELLO ET AL: "Evaluation of triple-gate FinFETs with SiO2-HfO2-TiN gate stack under analog operation", SOLID STATE ELECTRONICS, ELSEVIER SCIENCE PUBLISHERS, BARKING, GB, vol. 51, no. 2, 7 March 2007 (2007-03-07), pages 285 - 291, XP005912674, ISSN: 0038-1101, DOI: DOI:10.1016/J.SSE.2007.01.012 *

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2013103492A1 (en) 2012-01-05 2013-07-11 International Business Machines Corporation Nanowire field effect transistors
EP2801105A4 (en) * 2012-01-05 2014-12-03 Ibm FIELD EFFECT NANOFILS TRANSISTORS
CN104025270B (en) * 2012-01-05 2017-05-03 国际商业机器公司 Nanowire Field Effect Transistor
EP3502047A1 (en) * 2017-12-22 2019-06-26 Commissariat à l'énergie atomique et aux énergies alternatives Nanowire field effect transistor with reduced contact resistance

Also Published As

Publication number Publication date
US8129247B2 (en) 2012-03-06
US8680589B2 (en) 2014-03-25
US20120146000A1 (en) 2012-06-14
CN102640270A (en) 2012-08-15
CN102640270B (en) 2015-08-12
US20110133164A1 (en) 2011-06-09

Similar Documents

Publication Publication Date Title
US8129247B2 (en) Omega shaped nanowire field effect transistors
US8384065B2 (en) Gate-all-around nanowire field effect transistors
US8674342B2 (en) Pad-less gate-all around semiconductor nanowire FETs on bulk semiconductor wafers
US8097515B2 (en) Self-aligned contacts for nanowire field effect transistors
US8143113B2 (en) Omega shaped nanowire tunnel field effect transistors fabrication
US8173993B2 (en) Gate-all-around nanowire tunnel field effect transistors
US7332439B2 (en) Metal gate transistors with epitaxial source and drain regions
US8324030B2 (en) Nanowire tunnel field effect transistors
US9209088B2 (en) Semiconductor devices and methods of manufacture thereof
US8361895B2 (en) Ultra-shallow junctions using atomic-layer doping
US8835231B2 (en) Methods of forming contacts for nanowire field effect transistors
CN102598229B (en) Bi-layer nfet embedded stressor element and integration to enhance drive current
US7759205B1 (en) Methods for fabricating semiconductor devices minimizing under-oxide regrowth
US8722492B2 (en) Nanowire pin tunnel field effect devices
JP2010505267A (en) Stress application field effect transistor and method of manufacturing the same
KR100905807B1 (en) Activated carbon selective epitaxial process
US9331174B2 (en) Method for improving device performance using epitaxially grown silicon carbon (SiC) or silicon-germanium (SiGe)
US20110062443A1 (en) Thin body semiconductor devices having improved contact resistance and methods for the fabrication thereof
US8563385B2 (en) Field effect transistor device with raised active regions
US20090170256A1 (en) Annealing method for sige process
KR102826502B1 (en) N-type metal oxide semiconductor transistor and method for fabricating the same

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 201080054741.8

Country of ref document: CN

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 10773339

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 10773339

Country of ref document: EP

Kind code of ref document: A1