WO2011028210A1 - Switchable junction with an intrinsic diode formed with a voltage dependent resistor - Google Patents
Switchable junction with an intrinsic diode formed with a voltage dependent resistor Download PDFInfo
- Publication number
- WO2011028210A1 WO2011028210A1 PCT/US2009/056061 US2009056061W WO2011028210A1 WO 2011028210 A1 WO2011028210 A1 WO 2011028210A1 US 2009056061 W US2009056061 W US 2009056061W WO 2011028210 A1 WO2011028210 A1 WO 2011028210A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- voltage
- switchable
- electrode
- switchable junction
- interface
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0007—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements comprising metal oxide memory material, e.g. perovskites
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D8/00—Diodes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B63/00—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
- H10B63/20—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices comprising selection components having two electrodes, e.g. diodes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B63/00—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
- H10B63/80—Arrangements comprising multiple bistable or multi-stable switching components of the same type on a plane parallel to the substrate, e.g. cross-point arrays
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D44/00—Charge transfer devices
- H10D44/40—Charge-coupled devices [CCD]
- H10D44/45—Charge-coupled devices [CCD] having field effect produced by insulated gate electrodes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D48/00—Individual devices not covered by groups H10D1/00 - H10D44/00
- H10D48/30—Devices controlled by electric currents or voltages
- H10D48/38—Devices controlled only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H10D48/381—Multistable devices; Devices having two or more distinct operating states
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D8/00—Diodes
- H10D8/60—Schottky-barrier diodes
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
- G11C2213/10—Resistive cells; Technology aspects
- G11C2213/12—Non-metal ion trapping, i.e. using memory material trapping non-metal ions given by the electrode or another layer during a write operation, e.g. trapping, doping
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
- G11C2213/30—Resistive cell, memory material aspects
- G11C2213/32—Material having simple binary metal oxide structure
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
- G11C2213/30—Resistive cell, memory material aspects
- G11C2213/34—Material includes an oxide or a nitride
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
- G11C2213/70—Resistive array aspects
- G11C2213/72—Array wherein the access device being a diode
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
- G11C2213/70—Resistive array aspects
- G11C2213/73—Array where access device function, e.g. diode function, being merged with memorizing function of memory element
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/20—Multistable switching devices, e.g. memristors
- H10N70/24—Multistable switching devices, e.g. memristors based on migration or redistribution of ionic species, e.g. anions, vacancies
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/821—Device geometry
- H10N70/826—Device geometry adapted for essentially vertical current flow, e.g. sandwich or pillar type devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/881—Switching materials
- H10N70/883—Oxides or nitrides
- H10N70/8833—Binary metal oxides, e.g. TaOx
Definitions
- Nanoscale electronics promise a number of advantages including significantly reduced features sizes and the potential for self-assembly and for other relatively inexpensive, non-photolithography-based fabrication methods.
- Nanowire crossbar arrays can be used to form a variety of electronic circuits and devices, including ultra-high density nonvolatile memory.
- Junction elements can be interposed between nanowires at intersections where two nanowires overlay each other. These junction elements can be programmed to maintain two or more conduction states. For example, the junction elements may have a first low resistance state and a second higher resistance state. Data can be encoded into these junction elements by selectively setting the state of the junction elements within the nanowire array. Increasing the robustness and stability of the junction elements can yield significant operational and manufacturing advantages.
- FIG. 1 is a perspective view of one illustrative embodiment of a nanowire crossbar architecture
- FIG. 2 is an isometric view of a nanowire crossbar architecture incorporating junction elements, according to one embodiment of principles described herein;
- FIGS. 3A and 3B are illustrative diagrams which show current paths through a portion of a crossbar memory array, according to one embodiment of principles described herein;
- FIGS. 4A, 4B are diagrams of two operational states of an illustrative switchable junction element, according to one embodiment of principles described herein;
- FIGS. 5A and 5B are diagrams of a voltage dependent resistor placed in parallel with a circuit to protect the circuit from voltage spikes;
- FIG. 6 is a diagram of an illustrative embodiment of a switchable junction element having a voltage dependent resistor according to one embodiment of principles described herein;
- FIG. 7 is a diagram of another illustrative embodiment of a switchable junction element having a voltage dependent resistor, according to a embodiment of principles described herein.
- Nanoscale electronics promise a number of advantages including significantly reduced features sizes and the use of other relatively inexpensive, non-photolithography-based fabrication methods.
- One type of nanoscale device is a crossbar architecture.
- Recent of switching in nanometer-scale crossed-wire devices have previously reported that these devices could be reversibly switched and may have an "on-to-off" conductance ratio of ⁇ 10 3 .
- These devices have been used to construct crossbar circuits and provide a route for the creation of ultra-high density nonvolatile memory.
- the versatility of the crossbar architecture lends itself to the creation of other communication and logic circuitry. For example, logic families may be constructed entirely from crossbar arrays of switches or from hybrid structures composed of switches and transistors. These devices may increase the computing efficiency of CMOS circuits.
- These crossbar circuits may replace CMOS circuits in some circumstances and enable
- nanoscale electronic devices presents a number of challenges which are being addressed to improve commercial production of nanoscale electronic devices and incorporate these devices into microscale and larger-scale systems, devices, and products.
- FIG. 1 is an isometric view of an illustrative nanowire crossbar array (100).
- the crossbar array (100) is composed of a first layer of approximately parallel nanowires (108) that are overlaid by a second layer of approximately parallel nanowires (106).
- the nanowires of the second layer (106) are roughly
- each nanowire of the second layer (106) overlying all of the nanowires of the first layer (108) and coming into close contact with each nanowire of the first layer (108) at nanowire intersections that represent the closest contact between two nanowires.
- nanowires can also have square, circular, elliptical, or more complex cross sections.
- the nanowires may also have many different widths or diameters and aspect ratios or eccentricities.
- nanowire crossbar may refer to crossbars having one or more layers of submicroscale wires, microscale wires, or wires with larger dimensions, in addition to nanowires.
- the layers may be fabricated using a variety of techniques including conventional photolithography as well as mechanical nanoimprinting techniques.
- nanowires can be chemically synthesized and can be deposited as layers of approximately parallel nanowires in one or more processing steps, including Langmuir-Blodgett processes.
- Other alternative techniques for fabricating nanowires may also be employed, such as interference lithography.
- Many different types of conductive and semi conductive nanowires can be chemically synthesized from metallic and semiconductor substances, from combinations of these types of substances, and from other types of substances.
- a nanowire crossbar may be connected to microscale address-wire leads or other electronic leads, through a variety of different methods in order to incorporate the nanowires into electrical circuits.
- nanoscale electronic components such as resistors, and other familiar basic electronic components, can be fabricated to interconnect two overlapping nanowires. Any two nanowires connected by a switch is called a "crossbar junction.”
- FIG. 2 shows an isometric view of an illustrative nanowire crossbar architecture (200) revealing an intermediate layer (210) disposed between a first layer of approximately parallel nanowires (108) and a second layer of
- the intermediate layer (210) may be a dielectric layer.
- a number of junction elements (202-208) are formed in the intermediate layer at the wire intersection between wires in the top layer (106) and wires in the bottom layer (108). These junction elements (202-208) may perform a variety of functions including providing programmable switching between the nanowires. For purposes of illustration, only a few of the junction elements (202-208) are shown in FIG. 2. As discussed above, it can be desirable in many devices for a junction element to be present at each nanowire intersection. Because every wire in the first layer of nanowires (108) intersects each wire in the second layer of nanowires (106), placing a junction element at each intersection allows for any nanowire in the first layer (108) to be connected to any wire in the second layer (106).
- the nanowire crossbar architecture (200) may be used to form a nonvolatile memory array.
- Each of the junction elements (202-208) may be used to represent one or more bits of data.
- a junction element may have two states: a conductive state and a nonconductive state.
- the conductive state may represent a binary "1 " and the nonconductive state may represent a binary "0", or visa versa.
- Binary data can be written into the crossbar architecture (200) by changing the conductive state of the junction elements.
- the binary data can then be retrieved by sensing the state of the junction elements (202- 208).
- the ability to change the conductive state of the junction elements is described in further detail below.
- the example above is only one illustrative embodiment of the nanowire crossbar architecture (200).
- the crossbar architecture (200) can incorporate junction elements which have more than two states.
- crossbar architecture can be used to form implication logic structures and crossbar based adaptive circuits such as artificial neural networks.
- FIG. 3A is diagram which shows an illustrative crossbar architecture (300). For purposes of illustration, only a portion of the crossbar architecture (300) has been shown and the nanowires (302, 304, 314, 316) have been shown as lines. Nanowires A and B (302, 304) are in an upper layer of nanowires and nanowires C and D (314, 316) are in a lower layer and nanowires. Junctions (306-312) connect the various nanowires at their intersections.
- the state of a junction (312) between wire B (304) and wire C (316) can be read by applying a negative (or ground) read voltage to wire B (304) and a positive voltage to wire C (316).
- the reading circuitry can ascertain that the junction (312) is in its conductive state. If no current, or an insubstantial current, flows through the junction (312), the reading circuitry can ascertain that the junction (312) is in its resistive state.
- junctions (306-310) are purely resistive in nature (i.e. a relatively low resistance is a conductive state and a relatively high resistance is a resistive state) a number of leakage currents can also travel through other paths. These leakage currents can be thought of as "electrical noise" which obscures the desired reading of the junction (312)
- FIG. 3B shows a leakage current (326) which travels through an alternative path between wire C (316) and wire B (304).
- the leakage current (326) travels through three junctions (310, 308, 306) and is present on line B (304).
- various leakage currents can travel through a large number of alternative paths and be present on line B (304) when it is sensed by the reading circuitry. These leakage currents can produce a significant amount of
- FIGs. 4A-4B are diagrams which show one illustrative embodiment of a switchable junction element (400) which can include diode-like behavior that reduces crosstalk.
- the junction element includes an upper platinum electrode (418) and a lower platinum electrode (422).
- the electrodes (418, 422) are the intersecting wires, but the electrodes may be separate elements which are electrically connected to the intersecting wires.
- the center portion of the junction element (400) may be made up of a memristive matrix material.
- a memristive matrix material is a semiconducting material that contains a number of mobile dopants. Under the influence of a relatively high programming voltage (i.e.
- the mobile dopants are moved through the semiconducting material, thereby changing properties of the junction.
- the mobile dopants remain in position when a lower reading voltage is applied, allowing the state of the junction to remain stable until another programming voltage is applied.
- Electrodes Various types of alloys, composites, and conductive polymers may also be used as electrodes.
- the material used to form the electrode is selected to form an electrode / memristive matrix interface that provides a desired range of switching voltages that enable mobile dopants within the memristive matrix to be moved sufficient to change the impedance of the interface region.
- the memristive matrix may be a titanium dioxide (Ti0 2 ) matrix (420) and the mobile dopants (424) may be oxygen vacancies within the titanium dioxide matrix (420).
- the oxygen vacancy dopants (424) are positively charged and will be attracted to negative voltages and repelled by positive voltages. Consequently, by applying a negative programming voltage to the upper electrode (418) and a positive programming voltage to the bottom electrode (422), an electric field of sufficient intensity to move the dopants (424) upward can be achieved. An electric field of this intensity will not be present within other junctions of a nanowire array because there is only one junction where the wires connected to the upper electrode and lower electrode intersect, namely at the junction (400).
- each of the junctions within a nanowire array can be individually programmed to have a variable resistance, modeled as a resistor (444).
- the mobile dopants (424) drift upward and form a doped region (438) next to the interface between the memristive matrix (420) and the upper electrode (418).
- the movement of these mobile dopants from the lower regions of the matrix (420) creates a relatively lightly doped region, referred to as an undoped region (436).
- the terms “doped region” and “undoped region” are used to indicate comparative levels of dopants or other impurities which may be present in a material.
- the term “undoped” does not indicate the total absence of impurities or dopants, but indicates that there are significantly less impurities than in a "doped region.”
- the titanium dioxide matrix (420) is a semiconductor which exhibits significantly higher conductivities in doped regions and lower conductivities in undoped regions.
- the high electrical conductivity of the upper electrode (418) and the relatively high electrical conductivity in the doped region (438) create a relatively good match in electrical properties at the interface. Consequently, there is a smooth electrical transition between the two materials.
- This electrical transition between the upper electrode (418) and the matrix (420) is called an Ohmic interface (426).
- the Ohmic interface (426) is characterized by relatively high electrical conductivity.
- the Ohmic interface (426) is modeled as a resistor R1 (430). As discussed above, the resistor R1 (430) will have a relatively low resistance due to the low resistance across the interface.
- the conductive metal electrode (422) directly interfaces with the undoped region (436) of the titanium dioxide matrix.
- the electrical behavior at this interface is significantly different than the Ohmic interface (426).
- the lower interface forms a Schottky-like interface (428).
- a Schottky interface (428) has a potential barrier formed at a metal-semiconductor interface which has diode-like rectifying characteristics. Schottky interfaces are different than a p-n interface in that they have a much smaller depletion width in the metal.
- the switchable junction element (400) may be created using multiple thin films to form the various layers.
- the interface behavior may not be exactly the same as a traditional Schottky barrier. Consequently, various interfaces between the illustrative thin films are described as "Schottky-like."
- the corresponding electrical element is modeled as a diode D1 (434).
- the diode D1 (434) allows electrical current to flow in only one direction.
- the diode D1 (434) only allows current to flow from the lower electrode (422) to the upper electrode (418).
- the device state shown in FIG. 4 A can be called the ON state.
- each of the junction elements (306-312) incorporates this diode behavior. Consequently, current can flow from the lower wires (314, 316) to the upper wires (302, 304) but cannot flow the opposite direction.
- the reading current of FIG. 3A is not impeded because the flow of the current is upward from wire C (31 6) to wire B (304).
- the leakage current (326) shown in FIG. 3B is blocked as the leakage current attempts to travel downward through the junction element (308) between line A (302) and line D (314).
- Other leakage paths within the nanowire array are similarly blocked as they attempt to pass from nanowires in the upper layer of the array to nanowires in the lower layer.
- the diode behavior breaks down when higher reverse voltages are applied across the junction elements.
- Diodes and diode-like interfaces have a characteristic reverse voltage at which the barrier to the flow of current breaks down. This characteristic reverse voltage is called the dielectric breakdown voltage.
- the interface can become permanently conductive and current can flow relatively unimpeded through the barrier.
- the interface may alternatively be changed by the application of a high reverse voltage such it has a very high electrical resistance.
- breakdown voltage refers to irreversible chemical changes at an interface rather than reversible breakdown mechanisms such as those used in avalanche or Zener diodes.
- the dielectric breakdown may occur in both reverse current direction (as described above) and in the forward direction. A dielectric breakdown in the forward direction may occur when the electric field is relatively small, but the current and heating are great enough to chemically alter the interface.
- Fig. 4B illustrates the switchable junction element (400) in a second state.
- this state can be referred to as the OFF state.
- the bottom interface remains a rectifying diode-like interface to block the cross talk currents and the mobile dopants (424) can be moved away from the top electrode (418) through the application of an appropriate voltage.
- the mobile dopants (424) are oxygen vacancies
- applying a positive voltage to the top electrode (418), a negative voltage to the bottom electrode (422), or a combination of both can produce a motion of the positively charged oxygen vacancies downward toward the center of the matrix (420).
- the electrical model of the junction is shown to the right of the cross- sectional diagram.
- the upper diode D2 (442) and the lower diode D1 (434) are in a head-to-head configuration which prevents any substantial current from flowing through the junction (400).
- the lower diode D1 (434) prevents the downward flow of electrical current and the upper diode D2 (442) prevent the upward flow of electrical current.
- the resistance R2 (444) represents residual electrical resistances, such as interface resistances and the resistances of materials which make up the interface (418).
- the junction state illustrated in Fig. 4B is a nonconductive state. When a reading voltage is applied to the junction no substantial amount of current will pass through the junction. Consequently, by altering the location of the mobile dopants (424), the state of the junction (400) can be altered.
- the mobile dopants (424) remain in substantially the same distribution until a programming voltage is applied which creates an electric field sufficient to cause motion of the mobile dopants (424).
- a programming voltage which is applied to induce the motion of the mobile dopants within the memristive matrix may approach a diode breakdown voltage.
- High programming voltages move the mobile dopants quickly and repeatably into the desired position.
- the mobility of the dopants within the memristive matrix may be exponentially dependent on the applied voltage.
- high programming voltages >1 MV/cm
- the dopant motion of some dopant species can be extremely rapid and repeatable. Consequently, it can be desirable to use high programming voltages to achieve fast write times and accurate junction states.
- the Schottky-like barriers in one or more of the interfaces may breakdown, allowing a surge of current to pass through the junction and nanowires. This can be undesirable for several reasons.
- the excess flow of current increases the power consumption of the device.
- the surge of current can induce heating in the junctions or nanowires which generates heat. This heat can damage one or more of the components within the nanowire array.
- the heat may cause chemical changes in the wires or matrix which undesirably alter their properties. Higher heats may cause one or more of the components to melt, creating an electrical short. Consequently, the desire for higher programming voltages can be balanced against the possibility of breaking down the diode-like interfaces within the switchable junction elements.
- VDR voltage dependent resistor
- a VDR is an electronic component with a significant non-ohmic current- voltage characteristic.
- the most common type of VDR is a Metal Oxide Varistor (MOV).
- MOV Metal Oxide Varistor
- the MOV device contains a ceramic mass of oxide grains, such as zinc oxide, in a matrix of other metal oxides.
- the metal oxides can include small amounts of bismuth, cobalt, and manganese.
- the various components are typically sandwiched between two metal plates (the electrodes). The boundary between each grain and its neighbor forms a diode junction, which allows current to flow in only one direction.
- a mass of randomly oriented grains is electrically equivalent to a network of back-to-back diode pairs. Each pair can be considered to be in parallel with many other pairs.
- VDRs are typically used to protect circuits against excessive transient voltages by placing the VDR in parallel with the circuit that the VDR is used to protect.
- FIGs. 5a and 5b show a VDR (502) placed in parallel with a circuit (504) that is protected from transient voltage spikes by the VDR.
- the high resistance of the VDR (502) directs the current (503) to flow past the VDR (502) and through the circuit (504), as shown in FIG. 5A.
- the resistance of the VDR (502) is significantly decreased.
- the relatively low resistance of the VDR (502) causes the current (505) to be directed through the VDR (502), as shown in FIG. 5B. This enables the circuit (504) to be protected from transient voltage spikes that may otherwise damage sensitive components in the protected circuit (504).
- FIG. 6 is a diagram of one illustrative embodiment of a switchable junction device (600) which has an intrinsic Schottky like interface (628) formed with a VDR (640).
- the VDR (640) is used to reduce the voltage drop across the interface during a write operation when the device is in the "on” state.
- the switchable junction device (600) is in the "on” state, the mobile dopants (624) in the doped region (638) are located proximate the electrode (618). This forms an ohmic interface (626) represented by the resistor (630).
- the resistance of the ohmic interface is relatively low, with a range on the order of tens of Ohms to hundreds of kilohms. The actual amount of resistance of the ohmic interface is dependent on the thickness of the layers in the switchable junction elements.
- Nano-sized devices (less than 1 micrometer) have a resistance on the lower end of the range, while micro-sized and larger devices can have a resistance on the upper end of the range.
- the voltage drop across the ohmic interface is therefore relatively small.
- the Schottky like interface (628) that is created between the undoped region (636) and the electrode (622) can have a much greater resistance, on the range of a hundreds of kilohms to a gigaohm. This causes a much greater voltage drop across the interface (628). This voltage drop may be sufficient at switching voltages to cause damage to the interface through reverse voltage breakdown of the Schottky like interface (628).
- a VDR (640) can be implemented between the first (618) and second (622) electrodes.
- the VDR is modeled by the symbol (642) in the corresponding electrical diagram.
- the VDR (642) is electrically modeled to be in parallel with the diode (634) representing the Schottky-like diode interface.
- the resistor R2 (644) represents the resistance of the undoped region (636), and the resistance R1 (630), represents the resistance of the ohmic interface (626).
- the VDR (640) is located between the memristive matrix (620) and the second electrode (622).
- a relatively high voltage such as the switching voltage of the switchable junction device (600) (e.g. > 2V)
- the resistance of the VDR (640) significantly decreases. This enables most of the voltage drop to occur across the interface between the electrode (618) and the memristive matrix (620), allowing the switchable junction device (600) to switch.
- the resistance of the VDR (640) is significantly decreased, but is still in the range of tens of Ohms to hundreds of kilohms, as previously discussed.
- the voltage drop that does occur across the VDR (640) at the switching voltage reduces the voltage drop across the Schottky like interface (628), thereby protecting the interface from damage caused by an excessive voltage drop across the interface when a switching voltage is applied.
- the resistance of the VDR (640) is relatively high, thereby forming the Schottky like interface (628) between the electrode 622 and the VDR 640, and minimizing leakage current and crosstalk.
- VDR a switchable junction device
- a switchable junction device also acts to increase the overall resistance of the device in both the read voltage and the write voltage phases, relative to a switchable junction device that does not include a VDR. This increased resistance reduces the amount of current flowing through the junction during read and write operations, thereby decreasing the amount of power consumed in a nanowire crossbar architecture, such as the example architecture (200) shown in FIG. 2.
- the polarity of the switching voltage is determined based on the charge of the mobile dopants (624).
- a polarity is selected to create an electric field within the memristive matrix that drives the dopants towards the first electrode (618) to form an "ON" state of the switchable junction element (600).
- An opposite polarity is selected to move the switchable junction element (600) to the "OFF" state.
- the state selected as “on” and “off' can be chosen arbitrarily, or based upon the needs of a larger system.
- the state of the switchable junction element (600) can be read by applying a voltage that is less than the switching voltage.
- the Schottky-like diode interface (628) significantly limits leakage current and crosstalk from occurring during both the read and write cycles.
- the VDR (640) also adds significant additional resistance during the read cycle, further limiting the current flow during read operations.
- a switchable junction device (700) can be formed with a first electrode (718), a memristive matrix (720), and a second electrode (722).
- the electrodes can be formed of a conductive material having a desired switching voltage relative to the memristive matrix (720) material.
- platinum is used to form the electrodes.
- the memristive matrix (720) can be formed of a selected material, as previously discussed.
- a titanium dioxide material can be used to form the memristive matrix.
- the switching voltage between the platinum electrode (718) and the titanium dioxide matrix (720) is approximately 1 .5 volts.
- a negative voltage can be used to cause the mobile dopants (724) to migrate towards the first electrode (718), switching the switchable junction device to an "on” state and forming an ohmic interface (726) between the first electrode (718) and the Ti0 2 memristive matrix (720).
- a negative voltage can be applied between the electrodes to cause the mobile dopants (724) to migrate away from the first electrode (718), switching the switchable junction device to an "off' state.
- the resistance of the interface (726) in the "ON" state is on the order of 10 2 to 10 4 , or about 10 3 times less than the resistance in the "OFF” state. This large change in resistance can be sensed by applying the reading voltage, as discussed above.
- the voltage drop across the Schottky-like diode interface (728) is reduced by the VDR (740), which is electrically connected in a parallel connection with the diode, as previously discussed.
- the VDR becomes conductive at the applied switching voltage. This enables a majority of the applied voltage to be used for switching that may otherwise cause a problem with reverse voltage breakdown across the interface (728).
- the switching voltage enables the mobile dopants (724) to migrate at a higher rate of speed through the memristive matrix (720), thereby enabling the switchable junction device to be switched at a higher rate of speed.
- the VDR acts to reduce current flow through the switchable junction element during both the read and write cycles. This enables the switchable junction element to be used in a large array, such as a nanowire crossbar architecture.
- the VDR can significantly reduce physical defects that may occur in such an array caused by diode breakdown.
- the reduced current flowing through the array can reduce the amount of power needed to read and write digital information, thereby increasing the ability to use a large array of switchable junction elements in an architecture such as the nanowire crossbar architecture.
- the reduced power consumption can enable efficient use of the element array in battery operated devices.
Landscapes
- Chemical & Material Sciences (AREA)
- Engineering & Computer Science (AREA)
- Materials Engineering (AREA)
- Semiconductor Memories (AREA)
Abstract
Description
Claims
Priority Applications (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| PCT/US2009/056061 WO2011028210A1 (en) | 2009-09-04 | 2009-09-04 | Switchable junction with an intrinsic diode formed with a voltage dependent resistor |
| CN200980161240.7A CN102484128B (en) | 2009-09-04 | 2009-09-04 | Switchable junction with intrinsic diode formed with voltage dependent resistor |
| KR1020127008691A KR101564483B1 (en) | 2009-09-04 | 2009-09-04 | Switchable junction with an intrinsic diode formed with a voltage dependent resistor |
| US13/259,183 US8982601B2 (en) | 2009-09-04 | 2009-09-04 | Switchable junction with an intrinsic diode formed with a voltage dependent resistor |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| PCT/US2009/056061 WO2011028210A1 (en) | 2009-09-04 | 2009-09-04 | Switchable junction with an intrinsic diode formed with a voltage dependent resistor |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| WO2011028210A1 true WO2011028210A1 (en) | 2011-03-10 |
Family
ID=43649547
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| PCT/US2009/056061 Ceased WO2011028210A1 (en) | 2009-09-04 | 2009-09-04 | Switchable junction with an intrinsic diode formed with a voltage dependent resistor |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US8982601B2 (en) |
| KR (1) | KR101564483B1 (en) |
| CN (1) | CN102484128B (en) |
| WO (1) | WO2011028210A1 (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2013058760A1 (en) * | 2011-10-21 | 2013-04-25 | Hewlett-Packard Development Company | Memristive element based on hetero-junction oxide |
| CN104597563A (en) * | 2014-12-31 | 2015-05-06 | 清华大学 | Waveguide type memristor based on metamaterial |
| KR101537433B1 (en) * | 2011-08-24 | 2015-07-17 | 한양대학교 산학협력단 | Memristor Device including Resistance random access memory and Method of manufacturing the same |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9184213B2 (en) * | 2010-01-29 | 2015-11-10 | Hewlett-Packard Development Company, L.P. | Nanoscale switching device |
| US8325507B2 (en) * | 2010-09-29 | 2012-12-04 | Hewlett-Packard Development Company, L.P. | Memristors with an electrode metal reservoir for dopants |
| US10305054B2 (en) * | 2017-04-25 | 2019-05-28 | International Business Machines Corporation | Memristive device based on tunable schottky barrier |
| CN109449286B (en) * | 2018-10-10 | 2020-04-24 | 清华大学 | Phase-change nanoparticle-embedded nitride memristor and preparation method thereof |
| CN110137351B (en) * | 2019-05-22 | 2021-06-22 | 中南大学 | A nitrogen-doped titanium dioxide array memristor and preparation method thereof |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20070165434A1 (en) * | 2006-01-19 | 2007-07-19 | Samsung Electronics Co., Ltd. | Resistive RAM having at least one varistor and methods of operating the same |
| US20080001172A1 (en) * | 2006-06-30 | 2008-01-03 | Karg Siegfried F | Nonvolatile programmable resistor memory cell |
| US20080079029A1 (en) * | 2006-10-03 | 2008-04-03 | Williams R S | Multi-terminal electrically actuated switch |
Family Cites Families (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2007046144A1 (en) | 2005-10-19 | 2007-04-26 | Fujitsu Limited | Resistive memory element and its manufacturing method and nonvolatile semiconductor memory device |
| KR100718155B1 (en) * | 2006-02-27 | 2007-05-14 | 삼성전자주식회사 | Nonvolatile Memory Device Using Two Oxide Layers |
| US8058643B2 (en) * | 2006-09-29 | 2011-11-15 | The Board Of Trustees Of The Leland Stanford Junior University | Electrochemical memory with internal boundary |
| US7778061B2 (en) * | 2006-10-16 | 2010-08-17 | Hewlett-Packard Development Company, L.P. | Crossbar-memory systems and methods for writing to and reading from crossbar memory junctions of crossbar-memory systems |
| WO2008129683A1 (en) | 2007-03-30 | 2008-10-30 | Kabushiki Kaisha Toshiba | Information recording/reproducing device |
| JP2008277543A (en) | 2007-04-27 | 2008-11-13 | Toshiba Corp | Nonvolatile semiconductor memory device |
| KR20080110462A (en) * | 2007-06-14 | 2008-12-18 | 삼성전자주식회사 | Memory elements |
| KR101219774B1 (en) * | 2007-07-20 | 2013-01-18 | 삼성전자주식회사 | Method of forming semiconductor device having transition metal oxide layer and related device |
| KR20090037277A (en) * | 2007-10-10 | 2009-04-15 | 삼성전자주식회사 | Cross point memory array |
| JP2009130139A (en) * | 2007-11-22 | 2009-06-11 | Toshiba Corp | Method for manufacturing nonvolatile semiconductor memory device |
| US20090186443A1 (en) * | 2008-01-22 | 2009-07-23 | International Business Machines Corporation | Method to enhance performance of complex metal oxide programmable memory |
-
2009
- 2009-09-04 KR KR1020127008691A patent/KR101564483B1/en not_active Expired - Fee Related
- 2009-09-04 CN CN200980161240.7A patent/CN102484128B/en not_active Expired - Fee Related
- 2009-09-04 WO PCT/US2009/056061 patent/WO2011028210A1/en not_active Ceased
- 2009-09-04 US US13/259,183 patent/US8982601B2/en not_active Expired - Fee Related
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20070165434A1 (en) * | 2006-01-19 | 2007-07-19 | Samsung Electronics Co., Ltd. | Resistive RAM having at least one varistor and methods of operating the same |
| US20080001172A1 (en) * | 2006-06-30 | 2008-01-03 | Karg Siegfried F | Nonvolatile programmable resistor memory cell |
| US20080079029A1 (en) * | 2006-10-03 | 2008-04-03 | Williams R S | Multi-terminal electrically actuated switch |
| US20080090337A1 (en) * | 2006-10-03 | 2008-04-17 | Williams R Stanley | Electrically actuated switch |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR101537433B1 (en) * | 2011-08-24 | 2015-07-17 | 한양대학교 산학협력단 | Memristor Device including Resistance random access memory and Method of manufacturing the same |
| WO2013058760A1 (en) * | 2011-10-21 | 2013-04-25 | Hewlett-Packard Development Company | Memristive element based on hetero-junction oxide |
| US9082533B2 (en) | 2011-10-21 | 2015-07-14 | Hewlett-Packard Development Company, L.P. | Memristive element based on hetero-junction oxide |
| CN104597563A (en) * | 2014-12-31 | 2015-05-06 | 清华大学 | Waveguide type memristor based on metamaterial |
| CN104597563B (en) * | 2014-12-31 | 2017-12-19 | 清华大学 | A kind of waveguide type light memristor based on Meta Materials |
Also Published As
| Publication number | Publication date |
|---|---|
| US20120063197A1 (en) | 2012-03-15 |
| US8982601B2 (en) | 2015-03-17 |
| CN102484128A (en) | 2012-05-30 |
| CN102484128B (en) | 2016-08-03 |
| KR101564483B1 (en) | 2015-10-29 |
| KR20120069707A (en) | 2012-06-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR101584838B1 (en) | Switchable junction with intrinsic diodes with different switching thresholds | |
| US8982601B2 (en) | Switchable junction with an intrinsic diode formed with a voltage dependent resistor | |
| CN107689799B (en) | Switching device with non-linear element | |
| US20120001143A1 (en) | Switchable Junction with Intrinsic Diode | |
| KR101530118B1 (en) | Memristive junction with intrinsic rectifier | |
| US9184213B2 (en) | Nanoscale switching device | |
| US8351241B2 (en) | Rectification element and method for resistive switching for non volatile memory device | |
| TWI420653B (en) | Memory device, memory device structure, structure, method of forming memory device, current conduction device and memory unit stylized method | |
| US8212621B2 (en) | Memristive programmable frequency source and method | |
| KR102444945B1 (en) | A resistance change memory device having a switching element and the switching element as a selection element | |
| US8586959B2 (en) | Memristive switch device | |
| US8879300B2 (en) | Switchable two-terminal devices with diffusion/drift species | |
| KR20130097139A (en) | Composition of memory cell with resistance-switching layers | |
| CN103098211B (en) | multi-tier storage array | |
| US20170271406A1 (en) | Superlinear selectors | |
| EP2826067A1 (en) | Varied multilayer memristive device | |
| WO2011014172A1 (en) | Electroforming-free nanoscale switching device | |
| US20110260134A1 (en) | Thermally Stable Nanoscale Switching Device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| WWE | Wipo information: entry into national phase |
Ref document number: 200980161240.7 Country of ref document: CN |
|
| 121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 09849073 Country of ref document: EP Kind code of ref document: A1 |
|
| WWE | Wipo information: entry into national phase |
Ref document number: 13259183 Country of ref document: US |
|
| NENP | Non-entry into the national phase |
Ref country code: DE |
|
| ENP | Entry into the national phase |
Ref document number: 20127008691 Country of ref document: KR Kind code of ref document: A |
|
| 122 | Ep: pct application non-entry in european phase |
Ref document number: 09849073 Country of ref document: EP Kind code of ref document: A1 |