WO2010074956A2 - Doping of lead-free solder alloys and structures formed thereby - Google Patents

Doping of lead-free solder alloys and structures formed thereby Download PDF

Info

Publication number
WO2010074956A2
WO2010074956A2 PCT/US2009/067113 US2009067113W WO2010074956A2 WO 2010074956 A2 WO2010074956 A2 WO 2010074956A2 US 2009067113 W US2009067113 W US 2009067113W WO 2010074956 A2 WO2010074956 A2 WO 2010074956A2
Authority
WO
WIPO (PCT)
Prior art keywords
lead free
interconnect
nickel
free solder
solder
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/US2009/067113
Other languages
French (fr)
Other versions
WO2010074956A3 (en
Inventor
Mengzhi Pang
Charan Gurumurthy
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=42264408&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=WO2010074956(A2) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Priority to JP2011538737A priority Critical patent/JP2012510184A/en
Priority to BRPI0923647A priority patent/BRPI0923647A2/en
Priority to GB1112621.6A priority patent/GB2478892B/en
Priority to SG2011046422A priority patent/SG172368A1/en
Priority to RU2011130867/28A priority patent/RU2492547C2/en
Application filed by Intel Corp filed Critical Intel Corp
Priority to DE112009004935T priority patent/DE112009004935T5/en
Priority to CN200980139227.1A priority patent/CN102171803B/en
Publication of WO2010074956A2 publication Critical patent/WO2010074956A2/en
Publication of WO2010074956A3 publication Critical patent/WO2010074956A3/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K35/00—Rods, electrodes, materials, or media, for use in soldering, welding, or cutting
    • B23K35/22—Rods, electrodes, materials, or media, for use in soldering, welding, or cutting characterised by the composition or nature of the material
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistors
    • H05K3/32—Assembling printed circuits with electric components, e.g. with resistors electrically connecting electric components or wires to printed circuits
    • H05K3/34—Assembling printed circuits with electric components, e.g. with resistors electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/346—Solder materials or compositions specially adapted therefor
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K35/00—Rods, electrodes, materials, or media, for use in soldering, welding, or cutting
    • B23K35/22—Rods, electrodes, materials, or media, for use in soldering, welding, or cutting characterised by the composition or nature of the material
    • B23K35/24—Selection of soldering or welding materials proper
    • B23K35/26—Selection of soldering or welding materials proper with the principal constituent melting at less than 400°C
    • B23K35/262—Sn as the principal constituent
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K35/00—Rods, electrodes, materials, or media, for use in soldering, welding, or cutting
    • B23K35/22—Rods, electrodes, materials, or media, for use in soldering, welding, or cutting characterised by the composition or nature of the material
    • B23K35/24—Selection of soldering or welding materials proper
    • B23K35/30—Selection of soldering or welding materials proper with the principal constituent melting at less than 1550°C
    • B23K35/3033—Ni as the principal constituent
    • C—CHEMISTRY; METALLURGY
    • C22—METALLURGY; FERROUS OR NON-FERROUS ALLOYS; TREATMENT OF ALLOYS OR NON-FERROUS METALS
    • C22C—ALLOYS
    • C22C13/00—Alloys based on tin
    • C—CHEMISTRY; METALLURGY
    • C22—METALLURGY; FERROUS OR NON-FERROUS ALLOYS; TREATMENT OF ALLOYS OR NON-FERROUS METALS
    • C22C—ALLOYS
    • C22C13/00—Alloys based on tin
    • C22C13/02—Alloys based on tin with antimony or bismuth as the next major constituent
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/01—Manufacture or treatment
    • H10D64/011—Manufacture or treatment of electrodes ohmically coupled to a semiconductor
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W99/00—Subject matter not provided for in other groups of this subclass
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/01—Manufacture or treatment
    • H10W72/012—Manufacture or treatment of bump connectors, dummy bumps or thermal bumps
    • H10W72/01251—Changing the shapes of bumps
    • H10W72/01257—Changing the shapes of bumps by reflowing
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/29—Bond pads specially adapted therefor
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general

Definitions

  • solder joint reliability is becoming an important concern.
  • Package reliability issues which in some cases may be related to solder interconnect joint (i.e., the interface between an interconnect structure and another surface, such as a substrate or contact pad) failures, have been observed in many types of packaging assemblies, such as in ball grid array (BGA) assemblies.
  • BGA ball grid array
  • FIGS. Ia-Ic represent methods of forming structures according to embodiments of the present invention.
  • FIG. 2 represents structures according to embodiments of the present invention.
  • FIG. 3 represents a flow chart according to an embodiment of the present invention.
  • FIG. 4 represents a system according to embodiments of the present invention.
  • FIGS. 5 represents a structure from the Prior Art.
  • Methods and associated structures of forming a microelectronic structure, such as a joint structure are described. Those methods may comprise doping a lead free solder material with nickel, wherein the nickel comprises up to about 0.2 percent by weight of the solder material, and then applying the solder material to a substrate comprising a copper pad. Methods of the present invention may significantly improve solder joint strength and electromigration resistance in microelectronic packages.
  • FIGS. Ia-Ic illustrate embodiments of methods of forming microelectronic structures, such as package and joint structures, for example.
  • FIG. Ia illustrates a portion of a substrate 100.
  • the substrate 100 may comprise a portion of a controlled collapse chip connection (C4) structure, for example.
  • the substrate 100 may further comprise a device portion 102.
  • the device portion 102 may comprise devices such as transistors, resistors, or conductors that may form an integrated circuit.
  • the device portion 102 may include devices that together form multiple microprocessor cores on a single die.
  • the device portion 102 of the substrate 100 may further be comprised of materials such as, but not limited to, silicon, silicon-on-insulator, germanium, indium antimonide, lead telluride, indium arsenide, indium phosphide, gallium arsenide, gallium antimonide, or combinations thereof.
  • the device portion 102 may further include interconnect regions (not shown) that may provide electrical interconnection for the various devices of the device portion 102.
  • the interconnect regions may include stacks of metallization layers which may include metal lines that may be separated and/or insulated by dielectric materials.
  • the substrate 100 may comprise a ball limiting metallization (BLM) 106, and a passivation material 108.
  • the BLM 106 may be disposed on a bond pad 104.
  • the BLM 106 may comprise a multilayer BLM, such as but not limited to a stack comprising titanium/aluminum/titanium/nickel vanadium, wherein the bottom layer of titanium may be disposed on the bond pad 106.
  • the bond pad 104 may comprise a copper bond pad 104.
  • a solder material 110 may be formed on/applied to the BLM and thus the bonding pad 106 of the substrate 100.
  • the solder material 110 may comprise a lead free solder material 110, and may SnAg, SnAgCu, SnCu and others such lead free solder compositions.
  • the solder material 110 may comprise/be doped with nickel.
  • the nickel may comprise 1-2 ppm to about 0.2 weight percentage of the solder material 110.
  • the nickel doping of the solder material 110 may serve to suppress intermetallic growth that may occur at solder/copper interfaces during subsequent processing, and therefore improves electromigration resistance at such copper/solder interfaces of devices employing solder material 110 according to the embodiments of the present invention.
  • nickel doping into lead free solder alloy materials retards a Cu3Sn intermetallic growth in second-level-interconnect BGA structures.
  • This IMC reduction serves to improve the reliability of the solder material 110 when it is joined with a copper surface, such as with a package substrate copper surface and/or a die pad copper surface, for example.
  • the strong chemical affinity of tin in the solder material 110 with that of the nickel dopant, in conjunction with a nickel concentration gradient that may occur across a solder joint, for example, will drive nickel segregation and reaction at the copper/solder interface.
  • the doped solder material 110 may further be exposed to a reflow process 112 (FIG. Ic).
  • the reflow process 112 may comprise a temperature of below about 270 degrees Celsius, for example, that may comprise the reflow temperature for the solder material 110.
  • the reflow temperature parameters may vary according to the particular reflow process employed, at solder/copper interfaces.
  • the doped solder material 110 may form a nickel doped interconnect structure/solder ball 114 after undergoing the reflow process 112.
  • FIG. 2 depicts a microelectronic package structure 200 according to an embodiment.
  • the package structure 200 includes a package substrate 216, and a die 202 (similar to the die 102 of FIG. Ia), wherein a plurality of joint structures 207 are disposed and connected/electrically coupled between the die 202 and the package substrate 214.
  • the package substrate 216 may comprise at least one of a motherboard, a printed circuit board (PCB), an interposer, a test coupon, and a land grid array socket.
  • PCB printed circuit board
  • the joint structures 207 include BLM (similar to the BLM 106 of FIG. Ia) 206 disposed on the die 202, and package substrate surface finish 215 disposed on the package substrate 216.
  • the surface finish 215 may comprise such surface finishes as ENIG, ENIG-EG, NiPdAu surface finish as are known in the art.
  • the BLM 206 on the die 202 and the surface finish 215 allow an electrical bonding of the die 202 and the package substrate 216, respectively, to external circuitry.
  • a bond pad 204 such as a copper bond pad 204, may be disposed on the die 202, between the BLM 206 and the die 202.
  • joint structures 207 further comprise interconnect structures 214 bonding the die 202 and the package substrate 216 to one another.
  • the interconnect structures 214 may comprise lead free solder material with nickel doping.
  • the interconnect structures 214 may comprise C4 interconnect structures.
  • the interconnect structures 214 may comprise between about 1-2 ppm of nickel and about 0.2 percent weight of the interconnect structure 214.
  • the nickel may be substantially uniformly distributed throughout each of the interconnect structures 214, and may be present in an amount sufficient to reduce the formation of copper tin inter- metallic compounds (IMCs), such as Cu3Sn and Cu5Sn6 inter-metallic compounds, for example.
  • a thickness of the Cu5Sn6 IMC may comprise a thickness of less than about 5 microns.
  • the growth of IMCs including IMCs comprising a combination of tin with copper Cu may be slowed by the nickel doping by a factor of about four.
  • the effective amount of nickel to be added to the solder material may be optimized for the particular application.
  • Prior art package structures that do not comprise the nickel doped interconnect structures of the carious embodiments of present invention may comprise increased amount/density of IMCs formed at copper/solder interfaces (FIG. 5).
  • a prior art solder/copper interface of a prior art packaging structure may comprise a Cu3Sn 502 inner layer IMC and a Cu5Sn6 504 outer layer IMC, with the inner layer IMC being porous with Kirkendall voids 506 arising from an unbalanced copper and tin diffusion that may occur during reflow and/or baking processing, for example. Excessive eletromigration failure may occur due to such IMC formation at copper /solder interface, and may significantly reduce assembly yield.
  • interconnect structures comprising the solder material of the various embodiments of the present invention, however, impede the growth rate of copper tin IMCs, such as Cu3Sn IMCs and Cu5Sn6 IMCs, and in this way results in a reduction in electromigration failure for lead free tin-based solder joints.
  • grain size for a Cu5Sn IMC formed within a nickel doped lead free solder alloy according to embodiments of the present invention may comprise about 5 microns after reflow processing.
  • a prior art Cu5Sn6 IMCs formed within a non-nickel doped lead free solder alloy may comprise a grain size of about 20 microns after reflow processing.
  • nickel doped lead free solder alloys comprise a finer grain size than the courser grain size possessed by non-nickel doped lead free solder alloys. Additionally, the reduction in voids caused by the decrease in IMCs formation and size, and the improved copper/solder interface, increases the overall strength, optimizes bump morphology, and improves overall BLM reliability and die yield.
  • a flowchart is shown of a process for doping a solder material according to an embodiment.
  • a lead free solder material is doped with nickel, wherein the nickel comprises up to about 0.2 percent by weight of the solder material.
  • the doping may be achieved through conventional solder alloying procedures, such as, for example, by mixing pure respective metal elements according to a designated composition, and then heating up the mixture to melt the same, stirring constantly to ensure uniformity of the alloy distribution. After cool down, a homogenization process may be effected in a temperature below the liquidus of a lead free solder alloy, for example.
  • the doped lead free solder material may be applied to a substrate comprising a copper pad.
  • the doped solder material thus fabricated may be used in a conventional C4 bumping and bonding process as would be recognized by one skilled in the art.
  • a method embodiment for forming nickel doped lead free solder is described above, embodiments include within their scope the provision of a doped lead free solder composition in any form, such as, for example, in the form of micro solder-balls.
  • FIG. 4 is a diagram illustrating an exemplary system 400 capable of being operated with microelectronic structures of the present invention, such as the joint structure 207 comprising the interconnect structure 216 of FIG. 2, for example. It will be understood that the present embodiment is but one of many possible systems in which the conductive interconnect structure of the present invention may be used.
  • the joint structure 424 may be communicatively coupled to a printed circuit board (PCB) 418 by way of an I/O bus 408.
  • the communicative coupling of the joint structure 424 may be established by physical means, such as through the use of a package and/or a socket connection to mount the joint structure 424 to the PCB 418 (for example by the use of a chip package, interposer and/or a land grid array socket).
  • the joint structure 424 may also be communicatively coupled to the PCB 418 through various wireless means (for example, without the use of a physical connection to the PCB), as are well known in the art.
  • the system 400 may include a computing device 402, such as a processor, and a cache memory 404 communicatively coupled to each other through a processor bus 405.
  • the processor bus 405 and the I/O bus 408 may be bridged by a host bridge 406.
  • Communicatively coupled to the I/O bus 408 and also to the joint structure 424 may be a main memory 412.
  • main memory 412 may include, but are not limited to, static random access memory (SRAM) and/or dynamic random access memory (DRAM), and/or some other state preserving mediums.
  • the system 400 may also include a graphics coprocessor 413, however incorporation of the graphics coprocessor 413 into the system 400 is not necessary to the operation of the system 400.
  • Coupled to the I/O bus 408 may also, for example, be a display device 414, a mass storage device 420, and keyboard and pointing devices 422.
  • mass storage 420 may be used to provide long-term storage for the executable instructions for a method for forming joint structure in accordance with embodiments of the present invention
  • main memory 412 may be used to store on a shorter term basis the executable instructions of a method for forming joint structure in accordance with embodiments of the present invention during execution by computing device 402.
  • the instructions may be stored, or otherwise associated with, machine accessible mediums communicatively coupled with the system, such as compact disk read only memories (CD-ROMs), digital versatile disks (DVDs), and floppy disks, carrier waves, and/or other propagated signals, for example.
  • main memory 412 may supply the computing device 202 (which may be a processor, for example) with the executable instructions for execution.
  • Benefits of the present invention include reducing assembly yield loss due to solder joint failures.
  • Nickel doping into lead free solder BGA alloys suppresses both Cu3Sn inner-layer and Cu5Sn6 outer layer growth, thus leading to an increase of BGA solder joint interfacial strength. Suppression of interfacial IMC growth due to nickel doping can help prolonging the electromigration life of first level interconnect (FLI ) solder joints.
  • Embodiments of the present invention enable the incorporation of stubby solder bumps, which comprise a shortened die copper bump and an increased solder bump height.
  • a key idea is to increase compliant C4 solder volume and decrease stiff copper bump volume for such a solder joint geometry so as to facilitate the absorption of die ILD stress. Additionally this new FLI geometry design rule of electromigration resistance is enhanced by the reduction in IMC growth at copper /solder interface.
  • Nickel doping lead free solder BGA alloys according to embodiments of the present invention achieves a die- to-package integration solution for the next generation of package structures, thus enabling the assembly and integration of increasingly fragile die ILD architecture.

Landscapes

  • Engineering & Computer Science (AREA)
  • Mechanical Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Metallurgy (AREA)
  • Organic Chemistry (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Electric Connection Of Electric Components To Printed Circuits (AREA)
  • Wire Bonding (AREA)
  • Parts Printed On Printed Circuit Boards (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

Methods of forming a microelectronic structure are described. Those methods include doping a lead free solder material with nickel, wherein the nickel comprises up to about 0.2 percent by weight of the solder material, and then applying the solder material to a substrate comprising a copper pad.

Description

DOPING OF LEAD-FREE SOLDER ALLOYS AND STRUCTURES FORMED
THEREBY
BACK GROUND OF THE INVENTION As microelectronic packaging technology advances for higher device performance, solder joint reliability is becoming an important concern. Package reliability issues, which in some cases may be related to solder interconnect joint (i.e., the interface between an interconnect structure and another surface, such as a substrate or contact pad) failures, have been observed in many types of packaging assemblies, such as in ball grid array (BGA) assemblies.
BRIEF DESCRIPTION OF THE DRAWINGS
While the specification concludes with claims particularly pointing out and distinctly claiming certain embodiments of the present invention, the advantages of this invention can be more readily ascertained from the following description of the invention when read in conjunction with the accompanying drawings in which:
FIGS. Ia-Ic represent methods of forming structures according to embodiments of the present invention.
FIG. 2 represents structures according to embodiments of the present invention.
FIG. 3 represents a flow chart according to an embodiment of the present invention.
FIG. 4 represents a system according to embodiments of the present invention.
FIGS. 5 represents a structure from the Prior Art.
DETAILED DESCRIPTION OF THE PRESENT INVENTION
In the following detailed description, reference is made to the accompanying drawings that show, by way of illustration, specific embodiments in which the invention may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention. It is to be understood that the various embodiments of the invention, although different, are not necessarily mutually exclusive. For example, a particular feature, structure, or characteristic described herein, in connection with one embodiment, may be implemented within other embodiments without departing from the spirit and scope of the invention. In addition, it is to be understood that the location or arrangement of individual elements within each disclosed embodiment may be modified without departing from the spirit and scope of the invention. The following detailed description is, therefore, not to be taken in a limiting sense, and the scope of the present invention is defined only by the appended claims, appropriately interpreted, along with the full range of equivalents to which the claims are entitled. In the drawings, like numerals refer to the same or similar functionality throughout the several views.
Methods and associated structures of forming a microelectronic structure, such as a joint structure, are described. Those methods may comprise doping a lead free solder material with nickel, wherein the nickel comprises up to about 0.2 percent by weight of the solder material, and then applying the solder material to a substrate comprising a copper pad. Methods of the present invention may significantly improve solder joint strength and electromigration resistance in microelectronic packages.
FIGS. Ia-Ic illustrate embodiments of methods of forming microelectronic structures, such as package and joint structures, for example. FIG. Ia illustrates a portion of a substrate 100. The substrate 100 may comprise a portion of a controlled collapse chip connection (C4) structure, for example. The substrate 100 may further comprise a device portion 102. The device portion 102 may comprise devices such as transistors, resistors, or conductors that may form an integrated circuit. In another embodiment, the device portion 102 may include devices that together form multiple microprocessor cores on a single die.
In one embodiment, the device portion 102 of the substrate 100 may further be comprised of materials such as, but not limited to, silicon, silicon-on-insulator, germanium, indium antimonide, lead telluride, indium arsenide, indium phosphide, gallium arsenide, gallium antimonide, or combinations thereof.
The device portion 102 may further include interconnect regions (not shown) that may provide electrical interconnection for the various devices of the device portion 102. The interconnect regions may include stacks of metallization layers which may include metal lines that may be separated and/or insulated by dielectric materials.
The substrate 100 may comprise a ball limiting metallization (BLM) 106, and a passivation material 108. The BLM 106 may be disposed on a bond pad 104. In an embodiment, the BLM 106 may comprise a multilayer BLM, such as but not limited to a stack comprising titanium/aluminum/titanium/nickel vanadium, wherein the bottom layer of titanium may be disposed on the bond pad 106. In an embodiment, the bond pad 104 may comprise a copper bond pad 104.
A solder material 110, may be formed on/applied to the BLM and thus the bonding pad 106 of the substrate 100. The solder material 110 may comprise a lead free solder material 110, and may SnAg, SnAgCu, SnCu and others such lead free solder compositions. In an embodiment, the solder material 110 may comprise/be doped with nickel. In an embodiment, the nickel may comprise 1-2 ppm to about 0.2 weight percentage of the solder material 110. The nickel doping of the solder material 110 may serve to suppress intermetallic growth that may occur at solder/copper interfaces during subsequent processing, and therefore improves electromigration resistance at such copper/solder interfaces of devices employing solder material 110 according to the embodiments of the present invention. For example, nickel doping into lead free solder alloy materials retards a Cu3Sn intermetallic growth in second-level-interconnect BGA structures. This IMC reduction serves to improve the reliability of the solder material 110 when it is joined with a copper surface, such as with a package substrate copper surface and/or a die pad copper surface, for example.
The strong chemical affinity of tin in the solder material 110 with that of the nickel dopant, in conjunction with a nickel concentration gradient that may occur across a solder joint, for example, will drive nickel segregation and reaction at the copper/solder interface. The doped solder material 110 may further be exposed to a reflow process 112 (FIG. Ic). In an embodiment, the reflow process 112 may comprise a temperature of below about 270 degrees Celsius, for example, that may comprise the reflow temperature for the solder material 110. The reflow temperature parameters may vary according to the particular reflow process employed, at solder/copper interfaces. The doped solder material 110 may form a nickel doped interconnect structure/solder ball 114 after undergoing the reflow process 112.
Figure 2 depicts a microelectronic package structure 200 according to an embodiment. The package structure 200 includes a package substrate 216, and a die 202 (similar to the die 102 of FIG. Ia), wherein a plurality of joint structures 207 are disposed and connected/electrically coupled between the die 202 and the package substrate 214. In one embodiment, the package substrate 216 may comprise at least one of a motherboard, a printed circuit board (PCB), an interposer, a test coupon, and a land grid array socket.
Referring still to Fig. 2, the joint structures 207 include BLM (similar to the BLM 106 of FIG. Ia) 206 disposed on the die 202, and package substrate surface finish 215 disposed on the package substrate 216. In an embodiment, the surface finish 215 may comprise such surface finishes as ENIG, ENIG-EG, NiPdAu surface finish as are known in the art. As is well known, the BLM 206 on the die 202 and the surface finish 215 allow an electrical bonding of the die 202 and the package substrate 216, respectively, to external circuitry. A bond pad 204, such as a copper bond pad 204, may be disposed on the die 202, between the BLM 206 and the die 202.
As further shown in Fig. 2, joint structures 207 further comprise interconnect structures 214 bonding the die 202 and the package substrate 216 to one another. The interconnect structures 214, similar to the interconnect structures 114 of FIG. Ic, may comprise lead free solder material with nickel doping. In an embodiment, the interconnect structures 214 may comprise C4 interconnect structures. In an embodiment, the interconnect structures 214 may comprise between about 1-2 ppm of nickel and about 0.2 percent weight of the interconnect structure 214. In an embodiment, the nickel may be substantially uniformly distributed throughout each of the interconnect structures 214, and may be present in an amount sufficient to reduce the formation of copper tin inter- metallic compounds (IMCs), such as Cu3Sn and Cu5Sn6 inter-metallic compounds, for example. In an embodiment, a thickness of the Cu5Sn6 IMC may comprise a thickness of less than about 5 microns.
In an embodiment, the growth of IMCs, including IMCs comprising a combination of tin with copper Cu may be slowed by the nickel doping by a factor of about four. The effective amount of nickel to be added to the solder material may be optimized for the particular application. Prior art package structures that do not comprise the nickel doped interconnect structures of the carious embodiments of present invention, may comprise increased amount/density of IMCs formed at copper/solder interfaces (FIG. 5).
For example, a prior art solder/copper interface of a prior art packaging structure may comprise a Cu3Sn 502 inner layer IMC and a Cu5Sn6 504 outer layer IMC, with the inner layer IMC being porous with Kirkendall voids 506 arising from an unbalanced copper and tin diffusion that may occur during reflow and/or baking processing, for example. Excessive eletromigration failure may occur due to such IMC formation at copper /solder interface, and may significantly reduce assembly yield.
The interconnect structures comprising the solder material of the various embodiments of the present invention, however, impede the growth rate of copper tin IMCs, such as Cu3Sn IMCs and Cu5Sn6 IMCs, and in this way results in a reduction in electromigration failure for lead free tin-based solder joints. In an embodiment, grain size for a Cu5Sn IMC formed within a nickel doped lead free solder alloy according to embodiments of the present invention may comprise about 5 microns after reflow processing. In contrast, a prior art Cu5Sn6 IMCs formed within a non-nickel doped lead free solder alloy may comprise a grain size of about 20 microns after reflow processing. Thus, nickel doped lead free solder alloys comprise a finer grain size than the courser grain size possessed by non-nickel doped lead free solder alloys. Additionally, the reduction in voids caused by the decrease in IMCs formation and size, and the improved copper/solder interface, increases the overall strength, optimizes bump morphology, and improves overall BLM reliability and die yield.
Referring to Fig. 3, a flowchart is shown of a process for doping a solder material according to an embodiment. At step 302, a lead free solder material is doped with nickel, wherein the nickel comprises up to about 0.2 percent by weight of the solder material. In an embodiment, the doping may be achieved through conventional solder alloying procedures, such as, for example, by mixing pure respective metal elements according to a designated composition, and then heating up the mixture to melt the same, stirring constantly to ensure uniformity of the alloy distribution. After cool down, a homogenization process may be effected in a temperature below the liquidus of a lead free solder alloy, for example.
At step 304, the doped lead free solder material may be applied to a substrate comprising a copper pad. In an embodiment, the doped solder material thus fabricated may be used in a conventional C4 bumping and bonding process as would be recognized by one skilled in the art. Although a method embodiment for forming nickel doped lead free solder is described above, embodiments include within their scope the provision of a doped lead free solder composition in any form, such as, for example, in the form of micro solder-balls.
FIG. 4 is a diagram illustrating an exemplary system 400 capable of being operated with microelectronic structures of the present invention, such as the joint structure 207 comprising the interconnect structure 216 of FIG. 2, for example. It will be understood that the present embodiment is but one of many possible systems in which the conductive interconnect structure of the present invention may be used.
In the system 400, the joint structure 424 may be communicatively coupled to a printed circuit board (PCB) 418 by way of an I/O bus 408. The communicative coupling of the joint structure 424 may be established by physical means, such as through the use of a package and/or a socket connection to mount the joint structure 424 to the PCB 418 (for example by the use of a chip package, interposer and/or a land grid array socket). The joint structure 424 may also be communicatively coupled to the PCB 418 through various wireless means (for example, without the use of a physical connection to the PCB), as are well known in the art.
The system 400 may include a computing device 402, such as a processor, and a cache memory 404 communicatively coupled to each other through a processor bus 405. The processor bus 405 and the I/O bus 408 may be bridged by a host bridge 406.
Communicatively coupled to the I/O bus 408 and also to the joint structure 424 may be a main memory 412. Examples of the main memory 412 may include, but are not limited to, static random access memory (SRAM) and/or dynamic random access memory (DRAM), and/or some other state preserving mediums. The system 400 may also include a graphics coprocessor 413, however incorporation of the graphics coprocessor 413 into the system 400 is not necessary to the operation of the system 400. Coupled to the I/O bus 408 may also, for example, be a display device 414, a mass storage device 420, and keyboard and pointing devices 422.
These elements perform their conventional functions well known in the art. In particular, mass storage 420 may be used to provide long-term storage for the executable instructions for a method for forming joint structure in accordance with embodiments of the present invention, whereas main memory 412 may be used to store on a shorter term basis the executable instructions of a method for forming joint structure in accordance with embodiments of the present invention during execution by computing device 402. In addition, the instructions may be stored, or otherwise associated with, machine accessible mediums communicatively coupled with the system, such as compact disk read only memories (CD-ROMs), digital versatile disks (DVDs), and floppy disks, carrier waves, and/or other propagated signals, for example. In one embodiment, main memory 412 may supply the computing device 202 (which may be a processor, for example) with the executable instructions for execution.
Benefits of the present invention include reducing assembly yield loss due to solder joint failures. Nickel doping into lead free solder BGA alloys suppresses both Cu3Sn inner-layer and Cu5Sn6 outer layer growth, thus leading to an increase of BGA solder joint interfacial strength. Suppression of interfacial IMC growth due to nickel doping can help prolonging the electromigration life of first level interconnect (FLI ) solder joints.
Embodiments of the present invention enable the incorporation of stubby solder bumps, which comprise a shortened die copper bump and an increased solder bump height. A key idea is to increase compliant C4 solder volume and decrease stiff copper bump volume for such a solder joint geometry so as to facilitate the absorption of die ILD stress. Additionally this new FLI geometry design rule of electromigration resistance is enhanced by the reduction in IMC growth at copper /solder interface. Nickel doping lead free solder BGA alloys according to embodiments of the present invention achieves a die- to-package integration solution for the next generation of package structures, thus enabling the assembly and integration of increasingly fragile die ILD architecture.
Although the foregoing description has specified certain steps and materials that may be used in the method of the present invention, those skilled in the art will appreciate that many modifications and substitutions may be made. Accordingly, it is intended that all such modifications, alterations, substitutions and additions be considered to fall within the spirit and scope of the invention as defined by the appended claims. In addition, it is appreciated that various microelectronic structures, such as joint and package structures, are well known in the art. Therefore, the Figures provided herein illustrate only portions of an exemplary microelectronic device that pertains to the practice of the present invention. Thus the present invention is not limited to the structures described herein.

Claims

IN THE CLAIMSWhat is claimed is:
1. A method comprising; doping a lead free solder material with nickel, wherein the nickel comprises up to about 0.2 percent by weight of the solder material; and applying the nickel doped lead free solder material to a copper pad of a substrate.
2. The method of claim 1 further comprising wherein the nickel doping comprises a percentage of between about 0.1 ppm to about 0.2 weight percent.
3. The method of claim 1 further comprising wherein an IMC formation between tin and copper is reduced, and wherein the IMC comprises at least one of Cu3Sn and Cu5Sn6.
4. The method of claim 1 further comprising wherein the solder material comprises at least one of SnAg, SnAgCu and SnCu.
5. The method of claim 1 further comprising reflowing the solder material to form a nickel doped interconnect structure.
6. The method of claim 5 further comprising wherein the interconnect structure comprises a portion of a solder joint structure.
7. The method of claim 5 wherein electromigration failure in the interconnect structure is reduced.
8. The method of claim 1 further comprising wherein the substrate comprises a portion of a microelectronic device, and wherein the microelectronic device is further attached to a package substrate.
9. A method comprising: doping a lead free solder material with nickel; applying the doped lead free solder material to a bonding pad portion of a substrate; reflowing the doped lead free solder material to form a solder interconnect structure.
10. The method of claim 9 further comprising wherein the nickel doping comprises a percentage of between about 1 ppm to about 0.2 weight percent.
11. The method of claim 9 further comprising wherein the bonding pad further comprises a BLM comprising at least one of nickel, vanadium and titanium.
12. The method of claim 9 further comprising wherein the solder interconnect structure comprises a portion of a joint structure.
13. The method of claim 12 further comprising wherein an intermetallic formation in the joint structure is reduced.
14. The method of claim 13 further comprising wherein the intermetallic comprises at least one of Cu3Sn and Cu5Sn6.
15. A structure comprising: a bond pad disposed on a substrate; and a lead free solder interconnect disposed on the bond pad, wherein the lead free solder interconnect comprises up to about 0.2 percent by weight of nickel.
16. The structure of claim 15 wherein the lead free solder interconnect comprises a percentage of between about 1 ppm to about 0.2 weight percent of nickel.
17. The structure of claim 15 wherein the lead free solder interconnect comprises at least one of SnAg, SnAgCu and SnCu.
18. The structure of claim 15 wherein the bond pad comprises copper, and further comprises a BLM.
19. The structure of claim 15 further comprising wherein the lead free solder interconnect comprises a portion of a stubby solder joint structure.
20. The structure of claim 15 wherein the joint structure comprises a portion of a FLI.
21. The structure of claim 15 wherein the substrate comprises a portion of a microelectronic device, and wherein the lead free solder interconnect comprises a portion of a solder joint.
22. The structure of claim 15 wherein a copper tin intermetallic formed in the solder joint comprises a fine grain size.
23. A structure comprising: a bond pad disposed on a device substrate; at least one lead free solder interconnect disposed on the bond pad, wherein the at least one lead free solder interconnect comprises between about 1 ppm to about 2 weight percent of nickel; and a package substrate attached to the at least one lead free solder interconnect.
24. The structure of claim 23 wherein the package substrate comprises a portion of a BGA package.
25. The structure of claim 23 wherein the lead free solder interconnect comprises a portion of a solder joint structure.
26. The structure of claim 25 wherein an IMC disposed at a copper-solder interface of the solder joint structure comprises a thickness of less than about 5 microns.
27. The structure of claim 25 wherein the solder joint structure is substantially void free at a copper tin interface.
28. The structure of claim 26 wherein the IMC comprises at least one of Cu3Sn and Cu5Sn6.
29. The structure of claim 23 further comprising a system, wherein a bus is communicatively coupled to the structure, and a DRAM is communicatively coupled to the bus.
30. The structure of claim 28 further comprising wherein the at least one lead free solder interconnect attached to the package substrate comprises a portion of a first level interconnect.
PCT/US2009/067113 2008-12-23 2009-12-08 Doping of lead-free solder alloys and structures formed thereby Ceased WO2010074956A2 (en)

Priority Applications (7)

Application Number Priority Date Filing Date Title
CN200980139227.1A CN102171803B (en) 2008-12-23 2009-12-08 Doping of lead-free solder alloys and structures formed thereby
BRPI0923647A BRPI0923647A2 (en) 2008-12-23 2009-12-08 doping of lead-free solder alloys and their formed structures.
GB1112621.6A GB2478892B (en) 2008-12-23 2009-12-08 Doping of lead-free solder alloys and structures formed thereby
SG2011046422A SG172368A1 (en) 2008-12-23 2009-12-08 Doping of lead-free solder alloys and structures formed thereby
RU2011130867/28A RU2492547C2 (en) 2008-12-23 2009-12-08 Alloying of lead-free soldering alloys and structures formed therewith
JP2011538737A JP2012510184A (en) 2008-12-23 2009-12-08 Lead-free solder alloy doping and structure formed thereby
DE112009004935T DE112009004935T5 (en) 2008-12-23 2009-12-08 Doping lead-free solder alloys and thus formed structures

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US12/317,598 2008-12-23
US12/317,598 US8395051B2 (en) 2008-12-23 2008-12-23 Doping of lead-free solder alloys and structures formed thereby

Publications (2)

Publication Number Publication Date
WO2010074956A2 true WO2010074956A2 (en) 2010-07-01
WO2010074956A3 WO2010074956A3 (en) 2010-08-26

Family

ID=42264408

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2009/067113 Ceased WO2010074956A2 (en) 2008-12-23 2009-12-08 Doping of lead-free solder alloys and structures formed thereby

Country Status (11)

Country Link
US (1) US8395051B2 (en)
JP (1) JP2012510184A (en)
KR (1) KR20110063813A (en)
CN (1) CN102171803B (en)
BR (1) BRPI0923647A2 (en)
DE (1) DE112009004935T5 (en)
GB (1) GB2478892B (en)
RU (1) RU2492547C2 (en)
SG (1) SG172368A1 (en)
TW (1) TWI515809B (en)
WO (1) WO2010074956A2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8395051B2 (en) 2008-12-23 2013-03-12 Intel Corporation Doping of lead-free solder alloys and structures formed thereby

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8013444B2 (en) * 2008-12-24 2011-09-06 Intel Corporation Solder joints with enhanced electromigration resistance
US9620469B2 (en) 2013-11-18 2017-04-11 Taiwan Semiconductor Manufacturing Company, Ltd. Mechanisms for forming post-passivation interconnect structure
US9916763B2 (en) 2010-06-30 2018-03-13 Primal Space Systems, Inc. Visibility event navigation method and system
US8227334B2 (en) * 2010-07-26 2012-07-24 Taiwan Semiconductor Manufacturing Company, Ltd. Doping minor elements into metal bumps
US8127979B1 (en) 2010-09-25 2012-03-06 Intel Corporation Electrolytic depositon and via filling in coreless substrate processing
US8698308B2 (en) 2012-01-31 2014-04-15 Taiwan Semiconductor Manufacturing Company, Ltd. Bump structural designs to minimize package defects
US20130249066A1 (en) 2012-03-23 2013-09-26 International Business Machines Corporation Electromigration-resistant lead-free solder interconnect structures
JP5893528B2 (en) * 2012-07-27 2016-03-23 新日鉄住金マテリアルズ株式会社 Lead-free solder bump bonding structure
US9394619B2 (en) * 2013-03-12 2016-07-19 Intel Corporation Methods of adding dopants to conductive interconnect structures in substrate technologies and structures formed thereby
CN104716056B (en) * 2013-12-17 2018-04-13 中芯国际集成电路制造(上海)有限公司 A kind of wafer bonding method
US9396991B2 (en) 2014-08-25 2016-07-19 Globalfoundries Inc. Multilayered contact structure having nickel, copper, and nickel-iron layers
TWI688447B (en) * 2015-04-03 2020-03-21 美商英特爾公司 Semiconductor device and method of forming solder interconnect
WO2017164848A1 (en) * 2016-03-22 2017-09-28 Intel Corporation Void reduction in solder joints using off-eutectic solder
DE102021119288B4 (en) 2021-07-26 2025-09-25 Infineon Technologies Ag Electronic system having an intermetallic interconnect structure with a central intermetallic network structure and network-free outer structures, and method for producing an electronic system
CN116368615A (en) * 2021-10-29 2023-06-30 京东方科技集团股份有限公司 Light-emitting device, light-emitting module and manufacturing method thereof

Family Cites Families (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09172019A (en) * 1995-12-19 1997-06-30 Hitachi Ltd Method of forming base electrode
US6231691B1 (en) * 1997-02-10 2001-05-15 Iowa State University Research Foundation, Inc. Lead-free solder
JP2000197988A (en) * 1998-03-26 2000-07-18 Nihon Superior Co Ltd Leadless solder alloy
US6139979A (en) * 1999-01-28 2000-10-31 Murata Manufacturing Co., Ltd. Lead-free solder and soldered article
US6521996B1 (en) * 2000-06-30 2003-02-18 Intel Corporation Ball limiting metallurgy for input/outputs and methods of fabrication
DE60107670T2 (en) * 2001-02-27 2005-10-06 Sumida Corp. LEAD-FREE SOLDERING ALLOY AND THEIR USE IN ELECTRONIC COMPONENTS
DE10147378A1 (en) * 2001-09-26 2003-02-20 Infineon Technologies Ag Soft solder, especially electronic solder used in the production of electronic and semiconductor components, contains bismuth, silver, and copper as alloying components
WO2003051572A1 (en) * 2001-12-15 2003-06-26 Pfarr Stanztechnik Gmbh Lead-free soft solder
JP2004017093A (en) * 2002-06-17 2004-01-22 Toshiba Corp Lead-free solder alloy and lead-free solder paste using the same
US6995084B2 (en) * 2004-03-17 2006-02-07 International Business Machines Corporation Method for forming robust solder interconnect structures by reducing effects of seed layer underetching
US7325716B2 (en) * 2004-08-24 2008-02-05 Intel Corporation Dense intermetallic compound layer
RU2278444C1 (en) * 2005-01-11 2006-06-20 Государственное образовательное учреждение высшего профессионального образования "Воронежский государственный технический университет" Method for lead-free soldering of semiconductor chip to case
WO2006122240A2 (en) * 2005-05-11 2006-11-16 American Iron & Metal Company, Inc. Tin alloy solder compositions
US7314819B2 (en) * 2005-06-30 2008-01-01 Intel Corporation Ball-limiting metallurgies, solder bump compositions used therewith, packages assembled thereby, and methods of assembling same
JP2006100844A (en) * 2005-11-02 2006-04-13 Fujitsu Ltd Electronic components with bump electrodes
US7765691B2 (en) * 2005-12-28 2010-08-03 Intel Corporation Method and apparatus for a printed circuit board using laser assisted metallization and patterning of a substrate
US20070172381A1 (en) * 2006-01-23 2007-07-26 Deram Brian T Lead-free solder with low copper dissolution
JP5030442B2 (en) 2006-03-09 2012-09-19 新日鉄マテリアルズ株式会社 Lead-free solder alloys, solder balls and electronic components
US8562906B2 (en) * 2006-03-09 2013-10-22 Nippon Steel & Sumikin Materials Co., Ltd. Lead-free solder alloy, solder ball and electronic member, and lead-free solder alloy, solder ball and electronic member for automobile-mounted electronic member
JP4722751B2 (en) 2006-03-31 2011-07-13 富士電機株式会社 Powder solder material and bonding material
JP5023583B2 (en) * 2006-07-07 2012-09-12 富士電機株式会社 Solder paste composition and method for mounting electronic component on printed wiring board using the same
JP4146509B1 (en) * 2008-03-27 2008-09-10 俊道 西澤 Injection molding machine and injection molding method using the same
US8395051B2 (en) 2008-12-23 2013-03-12 Intel Corporation Doping of lead-free solder alloys and structures formed thereby

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8395051B2 (en) 2008-12-23 2013-03-12 Intel Corporation Doping of lead-free solder alloys and structures formed thereby

Also Published As

Publication number Publication date
DE112009004935T5 (en) 2012-12-27
GB2478892A (en) 2011-09-21
US8395051B2 (en) 2013-03-12
JP2012510184A (en) 2012-04-26
TW201039395A (en) 2010-11-01
CN102171803A (en) 2011-08-31
GB2478892B (en) 2013-07-31
SG172368A1 (en) 2011-07-28
GB201112621D0 (en) 2011-09-07
RU2011130867A (en) 2013-01-27
TWI515809B (en) 2016-01-01
CN102171803B (en) 2015-03-18
RU2492547C2 (en) 2013-09-10
BRPI0923647A2 (en) 2016-01-19
US20100155115A1 (en) 2010-06-24
WO2010074956A3 (en) 2010-08-26
KR20110063813A (en) 2011-06-14

Similar Documents

Publication Publication Date Title
US8395051B2 (en) Doping of lead-free solder alloys and structures formed thereby
US20240030086A1 (en) Bga stim package architecture for high performance systems
US7615476B2 (en) Electromigration-resistant and compliant wire interconnects, nano-sized solder compositions, systems made thereof, and methods of assembling soldered packages
KR100876485B1 (en) MBM layer enables the use of high solder content solder bumps
US8030757B2 (en) Forming a semiconductor package including a thermal interface material
US7812438B2 (en) Via offsetting to reduce stress under the first level interconnect (FLI) in microelectronics packaging
US7960831B2 (en) Ball-limiting metallurgies, solder bump compositions used therewith, packages assembled thereby, and methods of assembling same
US20120187558A1 (en) Structures for improving current carrying capability of interconnects and methods of fabricating the same
Zhan et al. Assembly and reliability characterization of 3D chip stacking with 30μm pitch lead-free solder micro bump interconnection
WO2009140238A2 (en) Structure and method for reliable solder joints
US20080305655A1 (en) Pin grid array package substrate including pins having anchoring elements
US7325716B2 (en) Dense intermetallic compound layer
US8461695B2 (en) Grain refinement by precipitate formation in Pb-free alloys of tin
US20080242063A1 (en) Solder composition doped with a barrier component and method of making same
US7791185B2 (en) Pin grid array package substrate including pins having curved pin heads
TWI305403B (en) Lead-free conductive jointing bump
US20250266314A1 (en) Manufacturing method of electronic package
US20250218992A1 (en) Core-shell ball grid array materials for large form factor integrated circuit packages
US20070228111A1 (en) Microelectronic package and method of forming same
TWI262567B (en) Bumped wafer structure

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 200980139227.1

Country of ref document: CN

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 09835508

Country of ref document: EP

Kind code of ref document: A2

WWE Wipo information: entry into national phase

Ref document number: 2011538737

Country of ref document: JP

ENP Entry into the national phase

Ref document number: 20117007723

Country of ref document: KR

Kind code of ref document: A

NENP Non-entry into the national phase

Ref country code: DE

WWE Wipo information: entry into national phase

Ref document number: 4828/DELNP/2011

Country of ref document: IN

ENP Entry into the national phase

Ref document number: 1112621

Country of ref document: GB

Kind code of ref document: A

Free format text: PCT FILING DATE = 20091208

WWE Wipo information: entry into national phase

Ref document number: 1112621.6

Country of ref document: GB

WWE Wipo information: entry into national phase

Ref document number: 2011130867

Country of ref document: RU

WWE Wipo information: entry into national phase

Ref document number: 112009004935

Country of ref document: DE

Ref document number: 1120090049354

Country of ref document: DE

122 Ep: pct application non-entry in european phase

Ref document number: 09835508

Country of ref document: EP

Kind code of ref document: A2

REG Reference to national code

Ref country code: BR

Ref legal event code: B01A

Ref document number: PI0923647

Country of ref document: BR

ENP Entry into the national phase

Ref document number: PI0923647

Country of ref document: BR

Kind code of ref document: A2

Effective date: 20110624