WO2010062467A1 - Wafer level buck converter - Google Patents

Wafer level buck converter Download PDF

Info

Publication number
WO2010062467A1
WO2010062467A1 PCT/US2009/058927 US2009058927W WO2010062467A1 WO 2010062467 A1 WO2010062467 A1 WO 2010062467A1 US 2009058927 W US2009058927 W US 2009058927W WO 2010062467 A1 WO2010062467 A1 WO 2010062467A1
Authority
WO
WIPO (PCT)
Prior art keywords
die
drain
bonding pads
dies
tsvs
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/US2009/058927
Other languages
French (fr)
Inventor
Yong Liu
Qi Wang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fairchild Semiconductor Corp
Original Assignee
Fairchild Semiconductor Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fairchild Semiconductor Corp filed Critical Fairchild Semiconductor Corp
Priority to KR1020117024499A priority Critical patent/KR101167821B1/en
Priority to CN200980143004.2A priority patent/CN102197347B/en
Priority to KR1020117009355A priority patent/KR101138580B1/en
Publication of WO2010062467A1 publication Critical patent/WO2010062467A1/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/20—Interconnections within wafers or substrates, e.g. through-silicon vias [TSV]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
    • H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
    • H10P72/74—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
    • H10P72/7402—Wafer tapes, e.g. grinding or dicing support tapes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/021—Manufacture or treatment of interconnections within wafers or substrates
    • H10W20/023—Manufacture or treatment of interconnections within wafers or substrates the interconnections being through-semiconductor vias
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/021—Manufacture or treatment of interconnections within wafers or substrates
    • H10W20/023—Manufacture or treatment of interconnections within wafers or substrates the interconnections being through-semiconductor vias
    • H10W20/0245—Manufacture or treatment of interconnections within wafers or substrates the interconnections being through-semiconductor vias comprising use of blind vias during the manufacture
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/021—Manufacture or treatment of interconnections within wafers or substrates
    • H10W20/023—Manufacture or treatment of interconnections within wafers or substrates the interconnections being through-semiconductor vias
    • H10W20/0265—Manufacture or treatment of interconnections within wafers or substrates the interconnections being through-semiconductor vias characterised by the sidewall insulation
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M3/00—Conversion of DC power input into DC power output
    • H02M3/02—Conversion of DC power input into DC power output without intermediate conversion into AC
    • H02M3/04—Conversion of DC power input into DC power output without intermediate conversion into AC by static converters
    • H02M3/10—Conversion of DC power input into DC power output without intermediate conversion into AC by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M3/145—Conversion of DC power input into DC power output without intermediate conversion into AC by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
    • H02M3/155—Conversion of DC power input into DC power output without intermediate conversion into AC by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
    • H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
    • H10P72/74—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
    • H10P72/7416—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/074—Connecting or disconnecting of anisotropic conductive adhesives
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/30—Die-attach connectors
    • H10W72/321—Structures or relative sizes of die-attach connectors
    • H10W72/325—Die-attach connectors having a filler embedded in a matrix
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/30—Die-attach connectors
    • H10W72/351—Materials of die-attach connectors
    • H10W72/352—Materials of die-attach connectors comprising metals or metalloids, e.g. solders
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/30—Die-attach connectors
    • H10W72/351—Materials of die-attach connectors
    • H10W72/353—Materials of die-attach connectors not comprising solid metals or solid metalloids, e.g. ceramics
    • H10W72/354—Materials of die-attach connectors not comprising solid metals or solid metalloids, e.g. ceramics comprising polymers

Definitions

  • This invention relates to synchronous buck converters, and more particularly to multiple die synchronous buck converters.
  • Synchronous buck converters primarily used in step-down power supply circuits, typically include two switching field effect transistors (FETs) and a series inductor to permit digital, rather than analog, control of the FETs which either supply current into the inductor or draw current back from the inductor.
  • FETs switching field effect transistors
  • the synchronous buck converter with FET switching transistors are small and use very little overhead current. Thus they are often used for mobile electronic devices. Since space is an important consideration in such devices, the size of synchronous buck converters is important in the marketplace.
  • the invention comprises, in one form thereof, a buck converter module including a high side (HS) die having source, drain, and gate bonding pads on a front side of the HS die, a low side (LS) die having a first section thereof with a plurality of through silicon vias (TSVs) extending from a back side to a front side of the LS die, the LS die having source, drain, and gate bonding pads located on a front side of a second section separate from the first section, the drain bonding pad electrically connected to the back side of the LS die in the second section.
  • HS high side
  • LS low side
  • TSVs through silicon vias
  • the HS die and the LS die are bonded together such that the source bonding pad of the HS die is electrically connected to the back side of the LS die, and each of the drain and gate bonding pads are electrically connected to separate TSVs in the LS die.
  • the invention includes a method for making a buck converter module.
  • the method comprises the steps of forming a high side (HS) die having source bonding pads on a front side of the HS die in a first section of the HS die and having a drain and gate bonding pad on the first side of a second section of the HS die, forming a low side (LS) die having source, drain, and gate bonding pads on a front side of the LS die in a first section of the LS die, the front side of the LS die having a back side opposite the front side of the LS die with a drain connection at the back side of the LS die in the first section, forming a plurality of through silicon vias (TSVs) in a second section of the LS die, the TSVs extending from the front side to the back side of the LS die, and electrically connecting the source bonding pads of the HS die to the drain connection at the back side of the LS die, and connecting the drain and gate bonding
  • HS high side
  • FIG. l is a schematic diagram of a synchronous buck converter which includes an high side MOSFET and a low side MOSFET;
  • FIG. 2 is a side view of a wafer level buck converter module according to an embodiment of the present invention which includes the high side MOSFET and the low side MOSFET shown in FIG. 1;
  • FIGs. 3A, 3B, and 3C are respective top, side, and bottom views of the high side MOSFET shown in FIG. 2;
  • FIGs. 4A, 4B, and 4C are respective top, side, and bottom views of the low side MOSFET shown in FIG. 2; [00011] FIGs. 5 A, 5B, 5C, 5D, 5E, 5F, 5G, and 5H show selected processing stages in the making of the low side MOSFET shown in FIG. 2;
  • FIG. 6 is shows a processing stage in the making of the high side MOSFET shown in FIG. 2;
  • FIGs. 7 A, 7B, and 7C show selected processing stages during the assembly of the low side MOSFET and high side MOSFET to form the wafer level buck converter module shown in FIG. 2
  • FIG. 1 is a schematic diagram of a synchronous buck converter 10 which includes an high side MOSFET 12 and a low side MOSFET 14, the gates of which are driven by a synchronous controller 16.
  • a load 18 is coupled through an inductor 19 to the common node of the source of the high side MOSFET 12 and the drain of the low side MOSFET 14.
  • the MOSFETs 12 and 14 are N channel devices, the present invention is applicable to P channel devices, and also to complementary N and P channel devices for the MOSFETs 12 and 14.
  • FIG. 2 is a side view of a wafer level buck converter module 20 according to an embodiment of the present invention, which includes the high side MOSFET 12 and the low side MOSFET 14 shown in FIG. 1.
  • Both the high side (HS) die 22 of the high side MOSFET 12 and the low side (LS) die 24 of the low side MOSFET 14 are flipped with the active regions at the bottom sides of the two die 22, 24.
  • Shown in FIG. 2 are two solder bumps, 26 and 28, connected to drain bonding pads of the LS die 24, and a third solder bump 30 connected to the gate of the HS die 22 by a through silicon via (TSV) 46.
  • TSV through silicon via
  • ACF anisotropic conductive film
  • the active region of the LS die 24 does not extend into the TSV region 44.
  • FIGs. 3A, 3B, and 3C are respective top, side, and bottom views of the HS die 22 showing nine plates 32, 34, 36, 52, 54, 56, 58, 60, and 62, three of which are shown in FIG. 2.
  • the top surface of the HS die 22, shown in FIG. 3 A maybe a drain region of the MOSFET 12, may be isolated entirely from the MOSFET 12, or may be connected to an active region of the MOSFET 12 other than the drain.
  • the side view of FIG. 3B includes the three plates 32, 34, and 36.
  • the respective MOSFET terminals connected to the plates of the HS die 22 are indicted by the letters "S", "D", and "G” indicating the source, drain, and gate of the HS MOSFET 12 in the embodiment shown in FIG. 3C.
  • FIGs. 4A, 4B, and 4C are respective top, side, and bottom views of the LS die 24 showing three TSVs 46, 48, and 50, and six bond pads 66, 68, 70, 72, 74, and 76 shown in FIG. 2.
  • the respective bond pads of the LS die 24 are indicted by the letters "S", “D”, and “G” indicating the source, drain, and gate bond pads of the LS MOSFET 14 in the embodiment shown in FIG. 4C.
  • Also shown in FIGs. 4A-4C are the upper and lower dielectric layers 40 and 42 in the TSV region 44 of the LS die 24.
  • FIGs. 5A-5H show selected processing stages in the making of the LS die 24 shown in FIG. 2 while still in a wafer 79, and show cross sections of two LS dies 24 each taken along the line 5 A-H - 5A-H shown in FIG. 4A.
  • FIGs. 5A-5H show one method of forming the TSVs 44, however alternative methods may also be used such as those shown in Shimamoto, H., Technical Trend of 3D Chip Stacked MCP/SiP, Electronic Components and Technology Conference, 2007. [00021] Turning now to FIG.
  • the active region of the LS die 24, indicated by the dashed line 80, has been completed, and trenches 82 have been formed in the TSV region 44 using a first mask 84.
  • the first mask 84 is replaced with a second mask 86 and an etch process forms recessed regions 88 in the upper surface of the LS die 22 adjacent the trenches and also deepens the trenches 82.
  • a deposition process such as the deposition of a PECVD dielectric film or a SACVD dielectric film or similar process, is performed using the same second mask 86 to form dielectric layers 90 along the walls and bottoms of the trenches 82 and to fill the recessed regions 88 which form the dielectric layers 42 shown in FIG. 2.
  • the mask 86 in FIG. 5C is replaced with a third mask 92 as shown in FIG. 5D, and another set of recesses 94, which are narrower than the recesses 88, are etched in the top surfaces of the trench dielectric layers 90 and adjacent the inner surfaces of the trench dielectric layers 90.
  • Metallization 96 is deposited in the trenches 82 and the recesses 94 using the same mask 92 as shown in FIG. 5E.
  • FIG. 5F shows the wafer 79 turned upside down after the third mask 92 has been removed, a protective tape 100 has been applied to the top of the LS dies 24, and the backside of the wafer 79 has undergone a backgrinding operation to thin the wafer 79 and expose the metallization 96 on the backside of the wafers 79.
  • a fourth mask 102 an etch process forms recessed regions 104 in the backside surface of the LS die 22 adjacent the metallization 96 as shown in FIG. 5 G.
  • an oxidation process using the same fourth mask 102 fills the recessed regions 104 with dielectric material 106, which maybe same material deposited to form the dielectric layers 90 and 42, to form the dielectric layers 40 shown in FIG. 2.
  • FIG. 6 shows portions of a HS wafer 110 that includes cross sections of two HS die 22, each taken along line 6, 7A-7C - 6, 7A-7C in FIG. 3 A with the metal plates 36, 56, and 62 attached to bonding pads 112 of the HS die 22.
  • the ACF film 38 with a release film 116 on top has been applied to the front side, the side containing the active regions which are within the dashed outline 114, of the wafer 110 and the metal plates 36.
  • FIGs. 7A-7C show portions of the LS wafer 79 shown in FIG. 5H and the HS wafer 110 shown in FIG. 6 after the release film 116 has been removed from the ACF 38 and the HS wafer 110 has been flipped and aligned with the LS wafer 79.
  • FIG. 7A shows the two wafers after they have been thermally compressed at a curing onset temperature of about 110° C to bond the two wafers together with the ACF 38.
  • FIG. 7B shows the two wafers 79, 110 after the protective tape on the front side of the LS wafer 79 is removed, and all of the bonding pads 66, 68, 70, 72, 74, and 76 and the TSVs 46, 48, and 50 have been solder bumped.
  • Solder bumps 30 and 120 are connected to the drain of the high side MOSFET 12 through the TSVs 46 and 48, respectively, and solder bump 122 is connected to the gate of the high side MOSFET 12 through the TSV 50.
  • FIG. 7C shows two individual wafer scale buck modules 20 after the bonded wafers have been singulated.

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Semiconductor Integrated Circuits (AREA)

Abstract

A buck converter module includes a high side (HS) die having source, drain, and gate bonding pads on a front side of the HS die, a low side (LS) die having a first section thereof with a plurality of through silicon vias (TSVs) extending from a back side to a front side of the LS die, the LS die having source, drain, and gate bonding pads located on a front side of a second section separate from the first section, the drain bonding pad electrically connected to the back side of the LS die in the second section. The HS die and the LS die are bonded together such that the source bonding pad of the HS die is electrically connected to the back side of the LS die, and each of the drain and gate bonding pads are electrically connected to separate TSVs in the LS die.

Description

WAFER LEVEL BUCK CONVERTER
CROSS-REFERENCE TO RELATED APPLICATIONS
[0001] This application claims priority to U. S. Patent Application No. 12/262,570 filed October 31, 2008, the specification of which is hereby incorporated by reference.
FIELD OF THE INVENTION
[0002] This invention relates to synchronous buck converters, and more particularly to multiple die synchronous buck converters.
BACKGROUND OF THE INVENTION
[0003] Synchronous buck converters, primarily used in step-down power supply circuits, typically include two switching field effect transistors (FETs) and a series inductor to permit digital, rather than analog, control of the FETs which either supply current into the inductor or draw current back from the inductor. Compared to analog power supplies, the synchronous buck converter with FET switching transistors are small and use very little overhead current. Thus they are often used for mobile electronic devices. Since space is an important consideration in such devices, the size of synchronous buck converters is important in the marketplace.
SUMMARY OF THE INVENTION
[0004] The invention comprises, in one form thereof, a buck converter module including a high side (HS) die having source, drain, and gate bonding pads on a front side of the HS die, a low side (LS) die having a first section thereof with a plurality of through silicon vias (TSVs) extending from a back side to a front side of the LS die, the LS die having source, drain, and gate bonding pads located on a front side of a second section separate from the first section, the drain bonding pad electrically connected to the back side of the LS die in the second section. The HS die and the LS die are bonded together such that the source bonding pad of the HS die is electrically connected to the back side of the LS die, and each of the drain and gate bonding pads are electrically connected to separate TSVs in the LS die.
[0005] In still another form, the invention includes a method for making a buck converter module. The method comprises the steps of forming a high side (HS) die having source bonding pads on a front side of the HS die in a first section of the HS die and having a drain and gate bonding pad on the first side of a second section of the HS die, forming a low side (LS) die having source, drain, and gate bonding pads on a front side of the LS die in a first section of the LS die, the front side of the LS die having a back side opposite the front side of the LS die with a drain connection at the back side of the LS die in the first section, forming a plurality of through silicon vias (TSVs) in a second section of the LS die, the TSVs extending from the front side to the back side of the LS die, and electrically connecting the source bonding pads of the HS die to the drain connection at the back side of the LS die, and connecting the drain and gate bonding pads of said HS die to ends of the TSVs on the back side of the LS die.
BRIEF DESCRIPTION OF THE DRAWINGS
[0006] The aforementioned and other features, characteristics, advantages, and the invention in general will be better understood from the following more detailed description taken in conjunction with the accompanying drawings, in which:
[0007] FIG. l is a schematic diagram of a synchronous buck converter which includes an high side MOSFET and a low side MOSFET;
[0008] FIG. 2 is a side view of a wafer level buck converter module according to an embodiment of the present invention which includes the high side MOSFET and the low side MOSFET shown in FIG. 1;
[0009] FIGs. 3A, 3B, and 3C are respective top, side, and bottom views of the high side MOSFET shown in FIG. 2;
[00010] FIGs. 4A, 4B, and 4C are respective top, side, and bottom views of the low side MOSFET shown in FIG. 2; [00011] FIGs. 5 A, 5B, 5C, 5D, 5E, 5F, 5G, and 5H show selected processing stages in the making of the low side MOSFET shown in FIG. 2;
[00012] FIG. 6 is shows a processing stage in the making of the high side MOSFET shown in FIG. 2; and
[00013] FIGs. 7 A, 7B, and 7C show selected processing stages during the assembly of the low side MOSFET and high side MOSFET to form the wafer level buck converter module shown in FIG. 2
[00014] It will be appreciated that for purposes of clarity and where deemed appropriate, reference numerals have been repeated in the figures to indicate corresponding features. Also, the relative size of various objects in the drawings has in some cases been distorted to more clearly show the invention.
DETAILED DESCRIPTION
[00015] Turning now to the drawings, FIG. 1 is a schematic diagram of a synchronous buck converter 10 which includes an high side MOSFET 12 and a low side MOSFET 14, the gates of which are driven by a synchronous controller 16. A load 18 is coupled through an inductor 19 to the common node of the source of the high side MOSFET 12 and the drain of the low side MOSFET 14. Although the MOSFETs 12 and 14 are N channel devices, the present invention is applicable to P channel devices, and also to complementary N and P channel devices for the MOSFETs 12 and 14.
[00016] FIG. 2 is a side view of a wafer level buck converter module 20 according to an embodiment of the present invention, which includes the high side MOSFET 12 and the low side MOSFET 14 shown in FIG. 1. Both the high side (HS) die 22 of the high side MOSFET 12 and the low side (LS) die 24 of the low side MOSFET 14 are flipped with the active regions at the bottom sides of the two die 22, 24. Shown in FIG. 2 are two solder bumps, 26 and 28, connected to drain bonding pads of the LS die 24, and a third solder bump 30 connected to the gate of the HS die 22 by a through silicon via (TSV) 46. Nine metal plates, which may be copper studs or gold bumps, have been formed on the bonding pads of the HS die 22. Two of the metal plates, 32 and 34, connect to source bonding pads of the HS die 22, and metal plate 36 connects to the gate bonding pad of the HS die 22. Between the HS die 22 and the LS die 24 is an anisotropic conductive film (ACF) 38 which electrically connects six of the metal plates, including metal plates 32 and 34, to the drain of the LS die 24 and electrically connects three additional metal plates, including metal plate 36, to three TSVs in the LS die 24.
[00017] The right portion of the LS die 24, extending between two dielectric layers 40 and 42, in the TSV region 44 of the LS die 24 and contains the three TSVs 46, 48 and 50 shown in FIGs. 4A and 4C. The active region of the LS die 24 does not extend into the TSV region 44.
[00018] FIGs. 3A, 3B, and 3C are respective top, side, and bottom views of the HS die 22 showing nine plates 32, 34, 36, 52, 54, 56, 58, 60, and 62, three of which are shown in FIG. 2. The top surface of the HS die 22, shown in FIG. 3 A, maybe a drain region of the MOSFET 12, may be isolated entirely from the MOSFET 12, or may be connected to an active region of the MOSFET 12 other than the drain. The side view of FIG. 3B includes the three plates 32, 34, and 36. The respective MOSFET terminals connected to the plates of the HS die 22 are indicted by the letters "S", "D", and "G" indicating the source, drain, and gate of the HS MOSFET 12 in the embodiment shown in FIG. 3C.
[00019] FIGs. 4A, 4B, and 4C are respective top, side, and bottom views of the LS die 24 showing three TSVs 46, 48, and 50, and six bond pads 66, 68, 70, 72, 74, and 76 shown in FIG. 2. The respective bond pads of the LS die 24 are indicted by the letters "S", "D", and "G" indicating the source, drain, and gate bond pads of the LS MOSFET 14 in the embodiment shown in FIG. 4C. Also shown in FIGs. 4A-4C are the upper and lower dielectric layers 40 and 42 in the TSV region 44 of the LS die 24.
[00020] FIGs. 5A-5H show selected processing stages in the making of the LS die 24 shown in FIG. 2 while still in a wafer 79, and show cross sections of two LS dies 24 each taken along the line 5 A-H - 5A-H shown in FIG. 4A. FIGs. 5A-5H show one method of forming the TSVs 44, however alternative methods may also be used such as those shown in Shimamoto, H., Technical Trend of 3D Chip Stacked MCP/SiP, Electronic Components and Technology Conference, 2007. [00021] Turning now to FIG. 5 A, the active region of the LS die 24, indicated by the dashed line 80, has been completed, and trenches 82 have been formed in the TSV region 44 using a first mask 84. A connection between the drain bonding pad 68 and the portion of the wafer 79 outside of the active area 80, as indicated by the dashed line 85, forms a connection between the drain bonding pads 66, 68 and the backside of the LS die 24. hi FIG. 5B the first mask 84 is replaced with a second mask 86 and an etch process forms recessed regions 88 in the upper surface of the LS die 22 adjacent the trenches and also deepens the trenches 82. A deposition process, such as the deposition of a PECVD dielectric film or a SACVD dielectric film or similar process, is performed using the same second mask 86 to form dielectric layers 90 along the walls and bottoms of the trenches 82 and to fill the recessed regions 88 which form the dielectric layers 42 shown in FIG. 2. The mask 86 in FIG. 5C is replaced with a third mask 92 as shown in FIG. 5D, and another set of recesses 94, which are narrower than the recesses 88, are etched in the top surfaces of the trench dielectric layers 90 and adjacent the inner surfaces of the trench dielectric layers 90. Metallization 96 is deposited in the trenches 82 and the recesses 94 using the same mask 92 as shown in FIG. 5E.
[00022] FIG. 5F shows the wafer 79 turned upside down after the third mask 92 has been removed, a protective tape 100 has been applied to the top of the LS dies 24, and the backside of the wafer 79 has undergone a backgrinding operation to thin the wafer 79 and expose the metallization 96 on the backside of the wafers 79. Using a fourth mask 102, an etch process forms recessed regions 104 in the backside surface of the LS die 22 adjacent the metallization 96 as shown in FIG. 5 G. Then, as shown in FIG. 5H, an oxidation process using the same fourth mask 102 fills the recessed regions 104 with dielectric material 106, which maybe same material deposited to form the dielectric layers 90 and 42, to form the dielectric layers 40 shown in FIG. 2.
[00023] FIG. 6 shows portions of a HS wafer 110 that includes cross sections of two HS die 22, each taken along line 6, 7A-7C - 6, 7A-7C in FIG. 3 A with the metal plates 36, 56, and 62 attached to bonding pads 112 of the HS die 22. The ACF film 38 with a release film 116 on top has been applied to the front side, the side containing the active regions which are within the dashed outline 114, of the wafer 110 and the metal plates 36.
[00024] FIGs. 7A-7C show portions of the LS wafer 79 shown in FIG. 5H and the HS wafer 110 shown in FIG. 6 after the release film 116 has been removed from the ACF 38 and the HS wafer 110 has been flipped and aligned with the LS wafer 79. FIG. 7A shows the two wafers after they have been thermally compressed at a curing onset temperature of about 110° C to bond the two wafers together with the ACF 38. FIG. 7B shows the two wafers 79, 110 after the protective tape on the front side of the LS wafer 79 is removed, and all of the bonding pads 66, 68, 70, 72, 74, and 76 and the TSVs 46, 48, and 50 have been solder bumped. Solder bumps 30 and 120 are connected to the drain of the high side MOSFET 12 through the TSVs 46 and 48, respectively, and solder bump 122 is connected to the gate of the high side MOSFET 12 through the TSV 50. FIG. 7C shows two individual wafer scale buck modules 20 after the bonded wafers have been singulated.
[00025] While the invention has been described with reference to particular embodiments, it will be understood by those skilled in the art that various changes may be made and equivalents may be substituted for elements thereof without departing from the scope of the invention, hi addition, many modifications maybe made to adapt a particular situation or material to the teachings of the invention without departing from the scope of the invention.
[00026] Therefore, it is intended that the invention not be limited to the particular embodiments disclosed as the best mode contemplated for carrying out this invention, but that the invention will include all embodiments falling within the scope and spirit of the appended claims.

Claims

Claims:
1. A buck converter module comprising: a) a high side (HS) die having source, drain, and gate bonding pads on a front side of said HS die; b) a low side (LS) die having a first section thereof with a plurality of through silicon vias (TSVs) extending from a back side to a front side of said LS die, said LS die having source, drain, and gate bonding pads located on a front side of a second section separate from said first section, said drain bonding pad electrically connected to said back side of said LS die in said second section; and c) said HS die and said LS die bonded together such that said source bonding pad of said HS die is electrically connected to said back side of said LS die, and each of said drain and gate bonding pads are electrically connected to separate TSVs in said LS die.
2. The buck converter module of claim 1 further including solder bumps on said bonding pads of said LS die and on said TSVs on said front side of said LS die.
3. The buck converter module of claim 1 further including an anisotropic conductive film that connects and bonds together said LS die and said HS die.
4. The buck converter module of claim 1 further including metal plates attached to said source, drain, and gate bonding pads of said HS die.
5. The buck converter module of claim 4 wherein said metal plates comprise one of copper studs and gold bumps.
6. The buck converter module of claim 1 wherein said TSVs on the front side of the LS die have a larger surface area than said TSVs on the back side of the LS die.
7. The buck converter module of claim 1 wherein sides of said TSVs are insulated from the rest of said LS die.
8. The buck converter module of claim 1 further including electrically insulating material on the surface of said front side and said back side of said LS die between said TSVs.
9. The buck converter module of claim 8 wherein said insulating material layers in said first and second regions extend to three sides of said LS die in said first section.
10. A buck converter module comprising: a) a high side (HS) die having source, drain, and gate bonding pads on a front side of said HS die with metal plates attached to each of said bonding pads; b) a low side (LS) die having a first section thereof with a plurality of through silicon vias (TSVs) extending from a back side to a front side of said LS die, said LS die having source, drain, and gate bonding pads located on a front side of a second section separate from said first section, said drain bonding pad electrically connected to said back side of said LS die in said first section, wherein sides of the TSVs are in contact with an insulator that extends between said TSVs and to three sides of said LS die on said front side and said back side of said LS die; c) said HS die and said LS die bonded together by an anisotropic conductive film such that said source bonding pad of said HS die is electrically connected to said back side of said LS die, and each of said drain and gate bonding pads are electrically connected to separate TSVs in said LS die; and d) a plurality of solder bumps attached to said bonding pads of said LS die and on said TSVs on said front side of said LS die.
11. The buck converter module of claim 10 further including metal plates attached to said source, drain, and gate bonding pads.
12. The buck converter module of claim 11 wherein said metal plates comprise one of copper studs and gold bumps.
13. A method of making a buck converter module comprising the steps of: a) forming a high side (HS) die having source bonding pads on a front side of said HS die in a first section of said HS die and having a drain and gate bonding pad on said first side of a second section of said HS die; b) forming a low side (LS) die having source, drain, and gate bonding pads on a front side of said LS die in a first section of said LS die, said front side of said LS die having a back side opposite said front side of said LS die with a drain connection at said back side of said LS die in said first section; c) forming a plurality of through silicon vias (TSVs) in a second section of said LS die, said TSVs extending from said front side to said back side of said LS die; and d) electrically connecting said source bonding pads of said HS die to said drain connection at said back side of said LS die, and connecting said drain and gate bonding pads of said HS die to ends of said TSVs on said back side of said LS die.
14. The method set forth in claim 13 wherein said electrical connections between said HS die and said LS die are made with a anisotropic conductive film which also bonds together said HS die and said LS die.
15. The method set forth in claim 13 further comprising the step of attaching solder bumps to said bonding pads on said LS die and to said TSVs on said front side of said LS die.
16. The method set forth in claim 13 wherein said electrical connections between said HS die and said LS die includes metal plates attached to said source, drain, and gate bonding pads of said HS die.
17. The method set forth in claim 16 wherein said metal plates comprise one of copper studs and gold bumps.
18. The method set forth in claim 13 wherein said TSVs on the front side of said LS die have a larger surface area than said TSVs on said back side of the LS die.
19. The method set forth in claim 13 wherein sides of said TSVs are electrically insulated from the rest of said LS die.
20. The method set forth in claim 13 wherein electrically insulating material is formed is said front and back side surfaces in said second section of said LS die which extends between said TSVs and to three sides of said LS die.
21. A method of making a buck converter module comprising the steps of: a) forming in a high side (HS) die wafer having at least two spaced apart HS dies, each of said HS dies having source bonding pads on a front side of each of said HS dies in a first section of each of said HS dies and having a drain and gate bonding pad on said first side of a second section of each of said HS dies; b) forming in a low side (LS) die wafer having at least two spaced apart LS dies, each of said LS dies having source, drain, and gate bonding pads on a front side of each of said LS dies in a first section of each of said LS dies; c) forming a plurality of trenches into said front side in a second section of each of said LS dies; d) removing a first portion of each wafer around each of said plurality of trenches on said front side of said LS die wafer; e) oxidizing said trenches and said first portions around said trenches; f) filling said trenches with metallization; g) Thinning said LS die wafer by removing semiconductor material from the back side of said LS die wafer such that said metallization filled trenches are exposed on a backside of said LS die wafer, each of said LS dies having a drain connection at each of said back sides of said LS die wafer in each of said first sections; h) removing a second portion of each wafer around each of said plurality of trenches on said back side of said LS die wafer and oxidizing each of said second portions; i) Attaching said HS die wafer to said LS die wafer such that said source bonding pads of each of said HS dies are electrically connected to said first section in said back side of a corresponding LS die, and said drain and gate bonding pads of each of said HS dies are electrically connected to one of said metallization filled trenches is said second section of said corresponding LS die.
22. The method set forth in claim 21 wherein said electrical connections between said HS dies and said LS dies is made with an anisotropic conductive film which also bonds together said HS die wafer and said LS die wafer.
23. The method set forth in claim 21 further comprising the step of attaching solder bumps to said bonding pads on said LS dies and to said metallization filled trenches on said front side of said LS dies.
24. The method set forth in claim 21 wherein said electrical connections between said HS dies and said LS dies includes metal plates attached to said source, drain, and gate bonding pads of each of said HS dies.
25. The method set forth in claim 24 wherein said metal plates comprise one of copper studs and gold bumps.
26. The method set forth in claim 21 wherein said first and second oxidized portions of each of said LS dies cover said front sides and said back sides of said second sections in said LS dies.
PCT/US2009/058927 2008-10-31 2009-09-30 Wafer level buck converter Ceased WO2010062467A1 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
KR1020117024499A KR101167821B1 (en) 2008-10-31 2009-09-30 A method of making a wafer level buck converter module
CN200980143004.2A CN102197347B (en) 2008-10-31 2009-09-30 Wafer level buck converter
KR1020117009355A KR101138580B1 (en) 2008-10-31 2009-09-30 Wafer level buck converter

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US12/262,570 2008-10-31
US12/262,570 US8102029B2 (en) 2008-10-31 2008-10-31 Wafer level buck converter

Publications (1)

Publication Number Publication Date
WO2010062467A1 true WO2010062467A1 (en) 2010-06-03

Family

ID=42130375

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2009/058927 Ceased WO2010062467A1 (en) 2008-10-31 2009-09-30 Wafer level buck converter

Country Status (5)

Country Link
US (2) US8102029B2 (en)
KR (2) KR101167821B1 (en)
CN (1) CN102197347B (en)
TW (1) TWI481005B (en)
WO (1) WO2010062467A1 (en)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7915080B2 (en) * 2008-12-19 2011-03-29 Texas Instruments Incorporated Bonding IC die to TSV wafers
WO2013101131A1 (en) 2011-12-29 2013-07-04 Intel Corporation Integrated inductor for integrated circuit devices
US9229466B2 (en) * 2011-12-31 2016-01-05 Intel Corporation Fully integrated voltage regulators for multi-stack integrated circuit architectures
US9921640B2 (en) 2012-09-28 2018-03-20 Intel Corporation Integrated voltage regulators with magnetically enhanced inductors
US9312760B2 (en) * 2013-12-16 2016-04-12 Infineon Technologies Austria Ag Switched-mode power converter with split partitioning
KR20160114498A (en) * 2014-01-31 2016-10-05 르네사스 일렉트로닉스 가부시키가이샤 Semiconductor integrated circuit device and power system
US9312761B2 (en) 2014-02-12 2016-04-12 International Business Machines Corporation Three-D power converter in three distinct strata
US9762585B2 (en) 2015-03-19 2017-09-12 Microsoft Technology Licensing, Llc Tenant lockbox
US10931682B2 (en) 2015-06-30 2021-02-23 Microsoft Technology Licensing, Llc Privileged identity management

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6222352B1 (en) * 1999-05-06 2001-04-24 Fairchild Semiconductor Corporation Multiple voltage output buck converter with a single inductor
US20030210020A1 (en) * 2002-04-03 2003-11-13 International Rectifier Corporation Synchronous buck converter with improved output current sensing
US20060132113A1 (en) * 2004-12-16 2006-06-22 Cha Jae-Deok Synchronous buck DC/DC converter to perform an improved switching operation by adjusting variable resistor

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6882030B2 (en) 1996-10-29 2005-04-19 Tru-Si Technologies, Inc. Integrated circuit structures with a conductor formed in a through hole in a semiconductor substrate and protruding from a surface of the substrate
JP2003060053A (en) 2001-08-10 2003-02-28 Fujitsu Ltd Semiconductor chip, semiconductor integrated circuit device using the same, and semiconductor chip selection method
US20030119308A1 (en) 2001-12-20 2003-06-26 Geefay Frank S. Sloped via contacts
US6924551B2 (en) 2003-05-28 2005-08-02 Intel Corporation Through silicon via, folded flex microelectronic package
US7317256B2 (en) 2005-06-01 2008-01-08 Intel Corporation Electronic packaging including die with through silicon via
KR100753415B1 (en) 2006-03-17 2007-08-30 주식회사 하이닉스반도체 Stack package
KR100800161B1 (en) 2006-09-30 2008-02-01 주식회사 하이닉스반도체 How to Form Through Silicon Vias
KR100831405B1 (en) 2006-10-02 2008-05-21 (주) 파이오닉스 Wafer Bonding Packaging Method
US7781235B2 (en) 2006-12-21 2010-08-24 Taiwan Semiconductor Manufacturing Company, Ltd. Chip-probing and bumping solutions for stacked dies having through-silicon vias
KR100883806B1 (en) 2007-01-02 2009-02-17 삼성전자주식회사 Semiconductor device and method of forming the same
KR100900239B1 (en) 2008-02-18 2009-06-02 주식회사 하이닉스반도체 Stack Package and Manufacturing Method Thereof

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6222352B1 (en) * 1999-05-06 2001-04-24 Fairchild Semiconductor Corporation Multiple voltage output buck converter with a single inductor
US20030210020A1 (en) * 2002-04-03 2003-11-13 International Rectifier Corporation Synchronous buck converter with improved output current sensing
US20060132113A1 (en) * 2004-12-16 2006-06-22 Cha Jae-Deok Synchronous buck DC/DC converter to perform an improved switching operation by adjusting variable resistor

Also Published As

Publication number Publication date
TWI481005B (en) 2015-04-11
TW201021194A (en) 2010-06-01
US8222081B2 (en) 2012-07-17
US8102029B2 (en) 2012-01-24
KR101167821B1 (en) 2012-07-26
CN102197347A (en) 2011-09-21
CN102197347B (en) 2014-02-12
KR101138580B1 (en) 2012-05-10
KR20110119846A (en) 2011-11-02
KR20110079815A (en) 2011-07-08
US20120100670A1 (en) 2012-04-26
US20100109129A1 (en) 2010-05-06

Similar Documents

Publication Publication Date Title
US8222081B2 (en) Wafer level buck converter
US11205600B2 (en) Integrated circuits protected by substrates with cavities, and methods of manufacture
TWI830360B (en) Semiconductor package and manufacturing method thereof and packaged device
US8329508B2 (en) Semiconductor die packages using thin dies and metal substrates
US8466060B2 (en) Stackable power MOSFET, power MOSFET stack, and process of manufacture
CN101213663B (en) Semiconductor die package and method of making the same
US8742490B2 (en) Vertical power transistor die packages and associated methods of manufacturing
TWI447884B (en) Semiconductor device with exposed device terminal electrode at substrate end and preparation method thereof
US8723300B2 (en) Multi-chip module power clip
KR20240059601A (en) Semiconductor die, semiconductor device and method for forming a semiconductor die
CN119905408A (en) A packaging method and packaging structure of a gallium nitride cascade device
JP2010245289A (en) Manufacturing method of semiconductor device
US20260130242A1 (en) Semiconductor packaging with embedded device and redistribution layer
US20250112203A1 (en) Dual-side bridge chips connecting two semiconductor chips with stacked semiconductor devices

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 200980143004.2

Country of ref document: CN

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 09829529

Country of ref document: EP

Kind code of ref document: A1

ENP Entry into the national phase

Ref document number: 20117009355

Country of ref document: KR

Kind code of ref document: A

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 09829529

Country of ref document: EP

Kind code of ref document: A1