WO2010062357A1 - Method and device for fabricating bonding wires on the basis of microelectronic manufacturing techniques - Google Patents
Method and device for fabricating bonding wires on the basis of microelectronic manufacturing techniques Download PDFInfo
- Publication number
- WO2010062357A1 WO2010062357A1 PCT/US2009/005894 US2009005894W WO2010062357A1 WO 2010062357 A1 WO2010062357 A1 WO 2010062357A1 US 2009005894 W US2009005894 W US 2009005894W WO 2010062357 A1 WO2010062357 A1 WO 2010062357A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- opening
- template
- substrate
- diameter
- bonding wire
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Classifications
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B21—MECHANICAL METAL-WORKING WITHOUT ESSENTIALLY REMOVING MATERIAL; PUNCHING METAL
- B21C—MANUFACTURE OF METAL SHEETS, WIRE, RODS, TUBES, PROFILES OR LIKE SEMI-MANUFACTURED PRODUCTS OTHERWISE THAN BY ROLLING; AUXILIARY OPERATIONS USED IN CONNECTION WITH METAL-WORKING WITHOUT ESSENTIALLY REMOVING MATERIAL
- B21C3/00—Profiling tools for metal drawing; Combinations of dies and mandrels for metal drawing
- B21C3/02—Dies; Selection of material therefor; Cleaning thereof
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B21—MECHANICAL METAL-WORKING WITHOUT ESSENTIALLY REMOVING MATERIAL; PUNCHING METAL
- B21C—MANUFACTURE OF METAL SHEETS, WIRE, RODS, TUBES, PROFILES OR LIKE SEMI-MANUFACTURED PRODUCTS OTHERWISE THAN BY ROLLING; AUXILIARY OPERATIONS USED IN CONNECTION WITH METAL-WORKING WITHOUT ESSENTIALLY REMOVING MATERIAL
- B21C3/00—Profiling tools for metal drawing; Combinations of dies and mandrels for metal drawing
- B21C3/02—Dies; Selection of material therefor; Cleaning thereof
- B21C3/04—Dies; Selection of material therefor; Cleaning thereof with non-adjustable section
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/01—Manufacture or treatment
- H10W72/011—Apparatus therefor
- H10W72/0115—Apparatus for manufacturing bond wires
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/01—Manufacture or treatment
- H10W72/011—Apparatus therefor
- H10W72/0116—Apparatus for manufacturing strap connectors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/01—Manufacture or treatment
- H10W72/015—Manufacture or treatment of bond wires
- H10W72/01551—Changing the shapes of bond wires
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/01—Manufacture or treatment
- H10W72/015—Manufacture or treatment of bond wires
- H10W72/01561—Chemical or physical modification, e.g. by sintering or anodisation
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
- H10W72/531—Shapes of wire connectors
- H10W72/533—Cross-sectional shape
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
- H10W72/531—Shapes of wire connectors
- H10W72/533—Cross-sectional shape
- H10W72/534—Cross-sectional shape being rectangular
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
- H10W72/551—Materials of bond wires
- H10W72/552—Materials of bond wires comprising metals or metalloids, e.g. silver
- H10W72/5522—Materials of bond wires comprising metals or metalloids, e.g. silver comprising gold [Au]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
- H10W72/551—Materials of bond wires
- H10W72/552—Materials of bond wires comprising metals or metalloids, e.g. silver
- H10W72/5524—Materials of bond wires comprising metals or metalloids, e.g. silver comprising aluminium [Al]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
- H10W72/551—Materials of bond wires
- H10W72/552—Materials of bond wires comprising metals or metalloids, e.g. silver
- H10W72/5525—Materials of bond wires comprising metals or metalloids, e.g. silver comprising copper [Cu]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
- H10W72/59—Bond pads specially adapted therefor
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/90—Bond pads, in general
- H10W72/951—Materials of bond pads
- H10W72/952—Materials of bond pads comprising metals or metalloids, e.g. PbSn, Ag or Cu
Definitions
- the present disclosure generally relates to wire bonding, and, more particularly, to techniques and devices for fabricating bonding wires.
- interconnect structures are typically established in a metallization system comprising one or more wiring levels, in which appropriate metal features are formed according to the circuit configuration under consideration, in a similar manner as a multilevel printed circuit board, wherein, however, the dimensions of the metal features have to be adapted to the dimensions of the semiconductor circuit elements, such as the transistors and the like.
- the diameter of the bonding wires may also have to be reduced to comply with the requirement for reduced lateral dimensions of the bond pads and also with respect to not unduly wasting valuable raw materials, such as gold and the like.
- bonding wires are formed by pulling a pretreated wire through a corresponding diamond crystal having formed therein an appropriate opening, the width of which substantially determines the desired target diameter of the bonding wire.
- Figure 1 schematically illustrates a schematic view of an apparatus 150 for providing a bonding wire having a desired target diameter.
- a material source 151 is provided, which may supply a preform 152 of a bonding wire, such as a gold wire, a copper wire, an aluminum wire and the like, the diameter of which may, however, not correspond to a desired diameter 152D.
- the apparatus 150 comprises a device 100 that is configured to act as a template when the preform 152 is pulled through an opening 102 that is formed in a body 101 comprised of a diamond crystal. Due to the interaction of the opening
- the preform 152 may be reduced to the desired target diameter 152D, thereby obtaining a bonding wire 152A that may be used for connecting to a bond pad, as is described above.
- corresponding diamond crystals having respective openings 102 also may have to be formed, which is typically accomplished by drilling a corresponding hole into the diamond crystal body, thereby requiring sophisticated mechanical tools and techniques. Consequently, a precise control of the target diameter of sophisticated bonding wires may depend on the precision with which the corresponding template holes 102 may be formed in the diamond body 101. Consequently, changing the diameter of a bonding wire may be associated with significant efforts with respect to providing an appropriate device 100 based on conventional techniques involving the mechanical drilling of corresponding openings into a crystalline diamond body.
- the present disclosure is directed to various methods and devices that may avoid, or at least reduce, the effects of one or more of the problems identified above.
- the present disclosure relates to techniques and devices which may be used for providing sophisticated bonding wires with a high degree of flexibility with respect to selecting a desired target diameter of bonding wires, while nevertheless providing an efficient manufacturing process for providing a respective template device.
- appropriate semiconductor materials may be used as a substrate for forming therein an appropriate template opening for defining a desired target diameter of a bonding wire.
- a crystalline silicon material may be efficiently used as an appropriate base for forming therein an appropriate opening, which may be accomplished on the basis of well-established micro- mechanical or microelectronic manufacturing techniques, so that a high degree of flexibility may be provided with respect to selecting a desired target diameter, a corresponding cross- sectional shape of the bonding wire and an appropriate adaptation of the overall mechanical and geometric configuration of the base or body material having formed therein a corresponding template opening.
- the term "diameter” as used herein is to be understood as a dimension of a cross-section of an opening or a bonding wire wherein the cross-sectional shape of the opening and the bonding wire may not necessarily be a circular shape but may be represented by any appropriate shape.
- the "diameter” may identify the greatest one of any possible cross-sectional dimensions.
- the "diameter” may be represented by the diagonal of the square.
- corresponding template openings may be provided with a high degree of accuracy, for instance on the basis of lithography and related etch techniques and the like, while also a wide class of appropriate materials may be available, such as silicon, in combi- nation with other rigid and highly stable materials, such as silicon nitride, silicon dioxide and the like.
- a cross-sectional shape and the diameter of a corresponding template opening may be provided with high precision and with a high degree of reproducibility, but also an appropriate length of a corresponding template opening may be adjusted, for instance, by selecting an appropriate thickness of a substrate material, such as a silicon substrate, which may be accomplished by adding further material by deposition, removing material by etching and/or polishing techniques, while, in other cases, additionally to or alternatively to the above techniques, appropriate substrate bonding processes may be used in order to combine various substrates, such as semiconductor wafers, which may be processed prior to or after the bonding in order to obtain the desired template openings.
- a substrate material such as a silicon substrate
- One illustrative template device for preparing bonding wires disclosed herein comprises a body comprised of semiconductor material and a template opening extending through the body and having a diameter, at least at one section along a depth direction of the template material, that corresponds to a target diameter of the bonding wire.
- One illustrative apparatus for forming a bonding wire comprises a material source for delivering a preform of a bonding wire.
- the apparatus comprises a template device attached to the material source and comprising a body comprised of a semiconductor material that has formed therein a template opening extending through the body.
- the template opening has a diameter, at least at one section along a depth direction of the template opening, that corresponds to a target diameter of the bonding wire.
- the apparatus comprises a pull mechanism configured to pull the preform of the bonding wire supplied by the material source through the template opening.
- One illustrative method disclosed herein comprises forming an opening through a substrate that comprises a semiconductor material, wherein the opening has a diameter, at least at one position along a depth direction, that corresponds to a target diameter of a bonding wire. Furthermore, the method comprises pulling a preform of the bonding wire through the opening to obtain the bonding wire having a diameter as defined by the opening.
- Figure 1 schematically illustrates a conventional apparatus for supplying a bonding wire on the basis of a preform using a diamond crystal including a corresponding template opening for defining the final diameter of the bonding wire;
- FIGS. 2a-2b schematically illustrate cross-sectional views of a semiconductor substrate during various manufacturing stages in forming through holes that may define a diameter of a bonding wire, wherein etch techniques may be used, in accordance with illustrative embodiments;
- Figure 2c schematically illustrates a cross-sectional view of a semiconductor substrate when adjusting a thickness thereof so as to obtain a desired length of corresponding through holes for forming bonding wires, according to illustrative embodiments;
- Figures 2d-2e schematically illustrate cross-sectional views of a semiconductor substrate during different manufacturing stages in adapting a thickness of the substrate material by deposition in order to increase the length of corresponding through holes for defining appropriate bonding wire diameters, according to further illustrative embodiments;
- Figure 2f schematically illustrates a cross-sectional view of two semiconductor substrates prior to performing a bonding process so as to obtain an increased total thickness of the substrate, wherein, prior to the bonding or after the bonding, respective through holes may be formed in accordance with the requirements for providing a template device for forming bonding wires, according to still further illustrative embodiments;
- Figures 2g-2j schematically illustrate top views of respective substrate portions having formed therein corresponding template through holes for adjusting corresponding diameters and cross-sectional shapes of bonding wires, according to yet other illustrative embodiments; and Figure 2k schematically illustrates an apparatus for forming bonding wires on the basis of a template device formed on the basis of a semiconductor material, according to still other illustrative embodiments.
- the present disclosure provides techniques and devices in which the cross- sectional shape and the diameter of bonding wires may be efficiently determined on the basis of well-established process techniques as are typically used in the fabrication of microelectronic devices or micromechanical devices. That is, contrary to the conventionally used diamond crystals, other appropriate materials, such as silicon, silicon dioxide, silicon nitride and the like, may be used and may be processed to obtain corresponding template openings or through holes, wherein corresponding diameters may be precisely adjusted on the basis of well-established process techniques. Hence, a desired number of template devices may be produced in an efficient manner, for instance, on the basis of semiconductor wafers, which may be separated in order to provide a corresponding number of devices exhibiting a high degree of uniformity.
- a variety of different template openings may be formed in a common manufacturing sequence, since the diameter of these openings may be efficiently defined on the basis of a lithography mask having respective mask features corresponding to the desired cross-sectional shapes and diameters.
- manufacturing techniques may be available which may efficiently achieve an appropriate adaptation of the cross-sectional diameter along the entire length of a corresponding through hole, for instance, by appropriately adjusting etch parameters in order to provide different sidewall angles during the corresponding etch process.
- the entire length of a corresponding through hole may be efficiently adjusted by well-established techniques, such as deposition of material layers, when a thickness of a basic substrate material may be considered as not sufficient.
- a basic substrate material may be thinned, for instance by etching, polishing and the like, so as to obtain a desired length for the corresponding through holes.
- wafer bond techniques may be used to combine two or more substrate materials according to well-established techniques, thereby providing a possibility of creating even very thick composite substrate materials, wherein a corresponding thickness may then be finely tuned on the basis of etch techniques, polishing techniques and the like. Consequently, by using appropriate semiconductor materials, such as silicon and the like, possibly in combination with related and well-established material compositions, for instance in the form of silicon dioxide, silicon nitride and silicon carbide and the like, superior mechanical characteristics may be accomplished while a high temperature stability is also typically achieved.
- these materials may be well-suited for forming therein corresponding template openings for adjusting the shape and diameter of bonding wires, while additionally a high degree of flexibility may be provided with respect to the cross-sectional shape and size of the template openings, while also a high degree of precision and reproducibility may be accomplished.
- FIG. 2a schematically illustrates a device 200, which may also be referred to as a template device since it may be used as a "template" for forming bonding wires on the basis of a corresponding preform, such as a wire material having an increased diameter which may have to be reduced to a desired diameter, possibly in combination with adapting the cross- sectional shape of the bonding wire.
- the template device 200 may be comprised of a substrate 201 formed of a semiconductor material such as silicon, silicon carbide, silicon/germanium and the like which is typically provided in the form of a crystalline material.
- silicon wafers, silicon carbide wafers and the like may readily be available and may be processed on the basis of process tools and manufacturing techniques as are typically used in semiconductor production facilities and the like.
- the substrate 201 may have a well-defined thickness 20 IT and also a well-defined material composition. It should be appreciated that the thickness 20 IT may be adjusted by appropriately slicing corresponding semiconductor crystals, while, in other cases, corresponding available semiconductor substrates may be used, wherein a desired thickness 20 IT may be adjusted on the basis of manufacturing techniques, as will be described later on in more detail. Furthermore, the substrate 201 may have a well-defined diameter and shape, wherein, in some illustrative embodiments, wafers may be used, thereby providing the possibility of processing the device
- the principles disclosed herein may also be applicable to any desired form of the substrate 201.
- the diameter of the substrate 201 may range from 100-300 mm, which may represent well-established diameters as are also used in the semiconductor fabrication.
- the thickness 201 T may range from approximately
- the device 200 may have formed thereabove an etch mask 210, such as a resist mask, possibly in combi- nation with a hard mask material (not shown), which is to be understood as any appropriate material that may withstand higher temperatures and which may have a higher etch resistivity compared to a resist material.
- the etch mask 210 may comprise any appropriate material, such as silicon dioxide, silicon nitride and the like, possibly in combination with a resist material, depending on the overall process strategy.
- the etch mask 210 may comprise a plurality of openings 21 OA, which may have the same cross-sectional shape and the same diameter, while, in other cases, at least some of the openings 210A may have a different diameter and/or a different cross-sectional shape. It should be appreciated that each of the openings 210A may represent a corresponding template opening to be formed in a specific portion of the substrate 201, which may be separated, if desired, in a later manufacturing stage in order to provide a corresponding body of an individual template device having a dedicated template opening formed on the basis of the etch mask 210. For example, the openings 210A may have a diameter of approximately 30-150 ⁇ m, depending on the desired target diameter of a corresponding bonding wire. It should be appreciated, however, that any other appropriate diameter may be selected.
- the device 200 as illustrated in Figure 2a may be formed on the basis of the following processes.
- a hard mask material may be formed, for instance by depositing any appropriate material, such as silicon dioxide, silicon nitride, silicon carbide and the like, followed by the deposition of a resist material, which may then be exposed on the basis of well-established lithography techniques.
- the resist material or the hard mask material may be patterned on the basis of the exposed and developed resist material in accordance with well- known techniques.
- the device 200 may be exposed to an etch ambient 204, which is established on the basis of an appropriate plasma ambient and an appropriate precursor material in order to obtain a corresponding reactive chemistry for etching material of the substrate 201 selectively with respect to the etch mask 210.
- an etch ambient 204 which is established on the basis of an appropriate plasma ambient and an appropriate precursor material in order to obtain a corresponding reactive chemistry for etching material of the substrate 201 selectively with respect to the etch mask 210.
- etch ambient 204 is established on the basis of an appropriate plasma ambient and an appropriate precursor material in order to obtain a corresponding reactive chemistry for etching material of the substrate 201 selectively with respect to the etch mask 210.
- a plurality of well-established process recipes are available, for instance on the basis of fluorine- or chlorine-containing etch chemistries, in order to etch silicon material selectively to resist material, silicon dioxide, silicon nitride and the like.
- etch processes for etching deep openings into a semiconductor material such as silicon and the like are well established, since similar techniques may also be used for trench etch processes for forming deep capacitors, while, in other cases, corresponding through holes may typically be provided in semiconductor substrates that are to be used in stacked chip configurations, wherein the corresponding through holes may be filled with a conductive material so as to provide electrical connections between different chips that are stacked on top of each other, thereby forming a three-dimensional chip configuration.
- corresponding etch recipes may be used for forming corresponding openings into the substrate material 201.
- process parameters of these anisotropic etch techniques may be adjusted so as to obtain a desired etch behavior, that is, corresponding tapered openings may be formed by appropriately selected process parameters, such as a concentration of polymer species that may typically be added to the reactive etch ambient in order to control the lateral etch rate.
- process parameters such as a concentration of polymer species that may typically be added to the reactive etch ambient in order to control the lateral etch rate.
- Figure 2b schematically illustrates the device 200 in a further advanced manufactur- ing stage.
- corresponding openings 202 are formed through the substrate 201, wherein a corresponding degree of tapering, as indicated by the dashed lines, may be adjusted on the basis of process parameters of the etch process 204 as discussed above with reference to Figure 2a.
- appropriate etch stop materials may be formed on the substrate 201 opposite to the etch mask 210 ( Figure 2a), if required.
- the corresponding etch stop materials may be efficiently removed on the basis of any appropriate selective etch recipe.
- the etch mask 210 may be removed on the basis of well- established etch recipes.
- the substrate 201 may be separated into individual bodies 201 A, 201B..., for instance, by well-established wafer dicing techniques and may subsequently be used as template devices in an apparatus for forming bonding wires of a desired target diameter and cross-sectional shape, as will be described later on.
- FIG 2c schematically illustrates the device 200 according to further illustrative embodiments wherein the initial thickness 20 IT may be reduced, for instance, by a removal process 205, which may include a mechanical polishing process.
- a removal process 205 which may include a mechanical polishing process.
- CMP chemical mechanical polishing
- CMP is a well-established manufacturing technique in semiconductor production and may be efficiently used for removing material of the substrate 201 in order to obtain a reduced thickness 20 IR that may be considered appropriate for a corresponding length of through holes to be formed in the substrate 201, for instance on the basis of a corresponding manufacturing technique as described above with reference to Figures 2a-2b.
- Figure 2d schematically illustrates the device 200 according to further illustrative embodiments in which the initial thickness 20 IT may be increased by depositing an appropriate material 203, for instance a semiconductor material that may correspond to the material of the substrate 201, such as a silicon material, which may be accomplished by epitaxial growth techniques, low pressure chemical vapor deposition (CVD), plasma enhanced deposition techniques and the like.
- an increased thickness 201 S may be obtained by means of the additional layer 203.
- the material 203 may be provided so as to adjust specific material characteristics of the device 200 with respect to the subsequent employment as a template device for forming bonding wires.
- the material 203 may be deposited with a specific composition and/or a respective surface treatment of the substrate 201 may be performed.
- silicon carbide, silicon nitride and the like may represent materials of high temperature stability and high mechanical integrity which may be efficiently used to provide specific surface condi- tions and which may also be used as a buffer material for obtaining a desired increased overall thickness of the device 200.
- Figure 2e schematically illustrates the device 200 in a further advanced manufacturing stage in which the openings 202 are formed so as to extend through the layer 203 and the substrate 201.
- similar process techniques may be used as described above, wherein, for instance, a first etch step may etch through the layer 203 and thereafter the etch chemistry may be appropriately adapted so as to etch through the substrate 201.
- corresponding etch stop materials and hard mask materials may be used, if required.
- Figure 2f schematically illustrates the device 200 according to further illustrative embodiments in which the substrate 201 may be comprised of two or more individual substrates 201 L, 201 U, which may be joined on the basis of well-established wafer bond techniques in order to form a composite substrate.
- the substrate 201 may be comprised of two or more individual substrates 201 L, 201 U, which may be joined on the basis of well-established wafer bond techniques in order to form a composite substrate.
- silicon wafers may be efficiently bonded by applying heat and pressure.
- the substrates 201 U, 201 L may be treated so as to obtain an appropriate surface layer, such as a silicon dioxide layer, which may be accomplished by exposing these substrates to an oxidizing ambient in accordance with well-established process techniques.
- the substrates 20 IU, 20 IL may be bonded on the basis of well-established recipes.
- each of the substrates 201U, 201 L may have been treated so as to receive the corresponding openings 202, which may be formed on the basis of process techniques as described above. Due to the very precise process techniques, the openings 202 may still be aligned to each other, although the substrates 201 L, 201 U may be separately processed. In still other illustrative embodiments, the substrates 201 U, 201 L may be bonded first and may be subsequently processed to obtain the openings 202.
- an intermediate material layer such as a silicon dioxide layer, a silicon nitride layer and the like, may be efficiently used as an etch stop material so that enhanced controllability of the etch process may be accomplished.
- the etch process may be performed from both sides, for instance one side after the other, if required.
- the high degree of accuracy may result in a precise alignment of the corresponding openings that may be formed in separate etch steps. It should be appreciated that each of the techniques described above for modifying the thickness of the original substrate 201 may be combined so as to obtain a desired target thickness.
- a corresponding number of individual substrates may be bonded together and thereafter the fine tuning may be accomplished by one or more of the previously described process techniques, for instance by polishing a surface of the composite substrate or by depositing an additional material layer.
- individual substrates or substrate composites may be treated at an intermediate stage, that is, prior to bonding all of the substrates together to avoid the processing of a very thick substrate, which possibly may not be compatible with the substrate handling capabilities of presently available semiconductor processing tools.
- Figures 2g-2j schematically illustrate top views of various cross-sectional shapes of the template opening 202.
- Figure 2g schematically illustrates the template opening 202 as having a substantially circular shape with a diameter 202D which may be selected in accordance with any requirements for forming the bonding wire.
- Figure 2h schematically illustrates the template opening 202 as a hexagonal shape, wherein the diameter 202D may also be adjusted on the basis of a corresponding target value.
- Figures 2i and 2j illustrate further examples of cross-sectional shapes of the opening 202. It should be appreciated, however, that any other desired cross-sectional shape may be defined on the basis of the lithography and etch techniques previously described. Hence, a high degree of flexibility in adjusting the diameter and the cross-sectional shape of corresponding bonding wires may be accomplished, thereby allowing adjusting to a certain degree the mechanical characteristics of the bonding wire during the bonding procedure.
- Figure 2k schematically illustrates an apparatus 250 for providing a bond wire 252A having a desired target diameter 252D and a desired cross-sectional shape.
- the apparatus
- the 250 may comprise a material source 251 that is configured to supply a preform 252 of the bonding wire 252A.
- the preform 252 may be provided in the form of a gold material, aluminum material, copper material or any other bonding material.
- the template device 200 including the body 201 A, which may comprise a semiconductor material, such as silicon, silicon carbide, silicon/germanium and the like.
- the body 201 A is comprised of a crystalline silicon material.
- the body 20 IA may comprise the template opening 202 that has a corresponding cross-sectional shape and a diameter wherein the diameter may vary along the depth or thickness of the body 20 IA, as previously explained.
- the opening 202 may be provided in the form of a tapered opening to accommodate the mechanical stress that may be created during the pulling of the preform 252 through the template opening 202.
- the corresponding pulling force may be supplied by a corresponding pulling device 253, which may have any appropriate configuration as is well established in the art.
- the preform 252 may be pulled through the template opening 202, thereby obtaining the bonding wire 252A with a desired target diameter 252D that is determined by the opening 202.
- any appropriate cross-sectional shape and diameter may be obtained for the bonding wire 252A based on a highly efficient and reproducible manufacturing process.
- the present disclosure provides an apparatus, a template device and a corresponding method for forming a bonding wire, wherein well-established semiconductor fabrication techniques may be used in combination with appropriate semiconductor materials in order to provide an appropriate template device. Consequently, any desired target dimen- sion and cross-sectional shape may be produced by providing a corresponding template device with a high degree of accuracy and reproducibility.
Landscapes
- Engineering & Computer Science (AREA)
- Mechanical Engineering (AREA)
- Wire Bonding (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Mechanical Treatment Of Semiconductor (AREA)
- Weting (AREA)
Abstract
Description
Claims
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1020117012512A KR101498174B1 (en) | 2008-10-31 | 2009-10-30 | Method and device for fabricating bonding wires on the basis of microelectronic manufacturing techniques |
| CN200980146309.9A CN102215994B (en) | 2008-10-31 | 2009-10-30 | Method and device for manufacturing bonding wire based on microelectronics manufacturing technology |
Applications Claiming Priority (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE102008054077.3A DE102008054077B4 (en) | 2008-10-31 | 2008-10-31 | Method and device for the production of bonding wires on the basis of microelectronic production techniques |
| DE102008054077.3 | 2008-10-31 | ||
| US12/562,556 US8561446B2 (en) | 2008-10-31 | 2009-09-18 | Method and device for fabricating bonding wires on the basis of microelectronic manufacturing techniques |
| US12/562,556 | 2009-09-18 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| WO2010062357A1 true WO2010062357A1 (en) | 2010-06-03 |
Family
ID=42096315
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| PCT/US2009/005894 Ceased WO2010062357A1 (en) | 2008-10-31 | 2009-10-30 | Method and device for fabricating bonding wires on the basis of microelectronic manufacturing techniques |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US8561446B2 (en) |
| KR (1) | KR101498174B1 (en) |
| CN (1) | CN102215994B (en) |
| DE (1) | DE102008054077B4 (en) |
| TW (1) | TWI492322B (en) |
| WO (1) | WO2010062357A1 (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE102010031993B4 (en) | 2010-07-22 | 2015-03-12 | Heraeus Materials Technology Gmbh & Co. Kg | A method of manufacturing a bonding wire, bonding wire and assembly comprising such a bonding wire. |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE1115937B (en) * | 1952-08-19 | 1961-10-26 | Standard Elektrik Lorenz Ag | Process for the plastic deformation of germanium and silicon |
| DE3139796A1 (en) * | 1981-10-07 | 1983-04-21 | Werner 6349 Hörbach Henrich | Drawing die |
| US20040187539A1 (en) * | 2003-03-31 | 2004-09-30 | Makoto Ishizuka | Method and apparatus for forming microchannels in a filament wire |
Family Cites Families (23)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3605476A (en) * | 1969-02-17 | 1971-09-20 | Battelle Development Corp | Metal drawing method and apparatus |
| US4003369A (en) * | 1975-04-22 | 1977-01-18 | Medrad, Inc. | Angiographic guidewire with safety core wire |
| US4464922A (en) * | 1978-12-12 | 1984-08-14 | Marshall Richards Barcro Limited | Wire drawing method and apparatus |
| US4397080A (en) * | 1980-11-10 | 1983-08-09 | Me-U-Sea, Inc. | Process for preparation of support tooling for extrusion dies |
| JPS57109519A (en) * | 1980-12-27 | 1982-07-08 | Ngk Spark Plug Co Ltd | Die |
| US4938244A (en) * | 1987-10-05 | 1990-07-03 | Murata Manufacturing Co., Ltd. | Temperature difference detecting element using semiconductive ceramic material |
| US5636545A (en) * | 1995-07-07 | 1997-06-10 | General Electric Company | Composite diamond wire die |
| US6479395B1 (en) * | 1999-11-02 | 2002-11-12 | Alien Technology Corporation | Methods for forming openings in a substrate and apparatuses with these openings and methods for creating assemblies with openings |
| US6623579B1 (en) * | 1999-11-02 | 2003-09-23 | Alien Technology Corporation | Methods and apparatus for fluidic self assembly |
| US7301199B2 (en) * | 2000-08-22 | 2007-11-27 | President And Fellows Of Harvard College | Nanoscale wires and related devices |
| US6815736B2 (en) * | 2001-02-09 | 2004-11-09 | Midwest Research Institute | Isoelectronic co-doping |
| JP4463482B2 (en) * | 2002-07-11 | 2010-05-19 | パナソニック株式会社 | MISFET and manufacturing method thereof |
| US7131308B2 (en) * | 2004-02-13 | 2006-11-07 | 3M Innovative Properties Company | Method for making metal cladded metal matrix composite wire |
| US7319252B2 (en) * | 2004-06-28 | 2008-01-15 | Intel Corporation | Methods for forming semiconductor wires and resulting devices |
| JP2008506254A (en) * | 2004-07-07 | 2008-02-28 | ナノシス・インコーポレイテッド | Systems and methods for nanowire integration and integration |
| US7393770B2 (en) * | 2005-05-19 | 2008-07-01 | Micron Technology, Inc. | Backside method for fabricating semiconductor components with conductive interconnects |
| US20060281321A1 (en) * | 2005-06-13 | 2006-12-14 | Conley John F Jr | Nanowire sensor device structures |
| US20070090849A1 (en) * | 2005-10-24 | 2007-04-26 | Romi Mayder | Method and apparatus for a DUT contactor |
| US20080008844A1 (en) * | 2006-06-05 | 2008-01-10 | Martin Bettge | Method for growing arrays of aligned nanostructures on surfaces |
| US20080014689A1 (en) * | 2006-07-07 | 2008-01-17 | Texas Instruments Incorporated | Method for making planar nanowire surround gate mosfet |
| FR2905197B1 (en) * | 2006-08-25 | 2008-12-19 | Commissariat Energie Atomique | METHOD FOR PRODUCING A DEVICE COMPRISING A STRUCTURE PROVIDED WITH ONE OR MORE MICROWIRES OR NANO-THREADS BASED ON A COMPOUND OF SI AND GE, BY GERMANIUM CONDENSATION |
| WO2008087922A1 (en) * | 2007-01-15 | 2008-07-24 | Nippon Steel Materials Co., Ltd. | Bonding structure of bonding wire and method for forming the bonding structure |
| US8149564B2 (en) * | 2009-02-23 | 2012-04-03 | Freescale Semiconductor, Inc. | MEMS capacitive device and method of forming same |
-
2008
- 2008-10-31 DE DE102008054077.3A patent/DE102008054077B4/en not_active Expired - Fee Related
-
2009
- 2009-09-18 US US12/562,556 patent/US8561446B2/en not_active Expired - Fee Related
- 2009-10-30 CN CN200980146309.9A patent/CN102215994B/en not_active Expired - Fee Related
- 2009-10-30 KR KR1020117012512A patent/KR101498174B1/en not_active Expired - Fee Related
- 2009-10-30 TW TW098136838A patent/TWI492322B/en not_active IP Right Cessation
- 2009-10-30 WO PCT/US2009/005894 patent/WO2010062357A1/en not_active Ceased
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE1115937B (en) * | 1952-08-19 | 1961-10-26 | Standard Elektrik Lorenz Ag | Process for the plastic deformation of germanium and silicon |
| DE3139796A1 (en) * | 1981-10-07 | 1983-04-21 | Werner 6349 Hörbach Henrich | Drawing die |
| US20040187539A1 (en) * | 2003-03-31 | 2004-09-30 | Makoto Ishizuka | Method and apparatus for forming microchannels in a filament wire |
Also Published As
| Publication number | Publication date |
|---|---|
| KR20110074792A (en) | 2011-07-01 |
| DE102008054077A1 (en) | 2010-05-12 |
| DE102008054077B4 (en) | 2021-04-01 |
| US8561446B2 (en) | 2013-10-22 |
| CN102215994A (en) | 2011-10-12 |
| CN102215994B (en) | 2016-02-10 |
| TW201036087A (en) | 2010-10-01 |
| KR101498174B1 (en) | 2015-03-03 |
| US20100107717A1 (en) | 2010-05-06 |
| TWI492322B (en) | 2015-07-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6831367B2 (en) | Semiconductor device and method of manufacturing the same | |
| KR101615990B1 (en) | Method for manufacturing semiconductor device | |
| US9997440B2 (en) | Protection layer for adhesive material at wafer edge | |
| US7883991B1 (en) | Temporary carrier bonding and detaching processes | |
| CN110364443B (en) | Semiconductor device and manufacturing method | |
| CN116391252A (en) | Bonded structures with interconnected structures | |
| CN118648105A (en) | Bonded structures with interconnected components | |
| US8216880B2 (en) | Wire bonding on reactive metal surfaces of a metallization of a semiconductor device by providing a protection layer | |
| US10134945B1 (en) | Wafer to wafer bonding techniques for III-V wafers and CMOS wafers | |
| US8482123B2 (en) | Stress reduction in chip packaging by using a low-temperature chip-package connection regime | |
| CN105845636A (en) | TSVs with different sizes in interposers for bonding dies | |
| KR20130126979A (en) | Method of manufacturing semiconductor device | |
| CN107481942B (en) | Integrated fan-out structure with rugged interconnects | |
| KR20150022987A (en) | Use of conformal coating elastic cushion to reduce through silicon vias (tsv) stress in 3-dimensional integration | |
| TWI767287B (en) | A semiconductor package structure | |
| TW201717293A (en) | Polymer-based semiconductor structure having a cavity | |
| CN113410206A (en) | Semiconductor device and method for manufacturing semiconductor device | |
| CN116998004A (en) | Manufacturing method of semiconductor device, semiconductor device, integrated circuit component, and manufacturing method of integrated circuit component | |
| TWI641880B (en) | Electrical and optical via connections on the same wafer | |
| US8329573B2 (en) | Wafer level integration module having controlled resistivity interconnects | |
| US8561446B2 (en) | Method and device for fabricating bonding wires on the basis of microelectronic manufacturing techniques | |
| CN112599483B (en) | Semiconductor devices and manufacturing methods and chips | |
| TWI853484B (en) | Methods of forming packages and resulting structures | |
| US8828888B2 (en) | Protection of reactive metal surfaces of semiconductor devices during shipping by providing an additional protection layer | |
| US9842827B2 (en) | Wafer level system in package (SiP) using a reconstituted wafer and method of making |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| WWE | Wipo information: entry into national phase |
Ref document number: 200980146309.9 Country of ref document: CN |
|
| 121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 09748539 Country of ref document: EP Kind code of ref document: A1 |
|
| NENP | Non-entry into the national phase |
Ref country code: DE |
|
| ENP | Entry into the national phase |
Ref document number: 20117012512 Country of ref document: KR Kind code of ref document: A |
|
| 122 | Ep: pct application non-entry in european phase |
Ref document number: 09748539 Country of ref document: EP Kind code of ref document: A1 |