WO2010034725A4 - Method for the production of a semiconductor component, in particular a solar cell, on the basis of a thin silicon layer - Google Patents

Method for the production of a semiconductor component, in particular a solar cell, on the basis of a thin silicon layer Download PDF

Info

Publication number
WO2010034725A4
WO2010034725A4 PCT/EP2009/062286 EP2009062286W WO2010034725A4 WO 2010034725 A4 WO2010034725 A4 WO 2010034725A4 EP 2009062286 W EP2009062286 W EP 2009062286W WO 2010034725 A4 WO2010034725 A4 WO 2010034725A4
Authority
WO
WIPO (PCT)
Prior art keywords
silicon substrate
porous layer
etching
silicon
thin film
Prior art date
Application number
PCT/EP2009/062286
Other languages
French (fr)
Other versions
WO2010034725A3 (en
WO2010034725A2 (en
Inventor
Jan Hensen
Andreas Wolf
Barbara Terheiden
Original Assignee
Institut Für Solarenergieforschung Gmbh
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Institut Für Solarenergieforschung Gmbh filed Critical Institut Für Solarenergieforschung Gmbh
Publication of WO2010034725A2 publication Critical patent/WO2010034725A2/en
Publication of WO2010034725A3 publication Critical patent/WO2010034725A3/en
Publication of WO2010034725A4 publication Critical patent/WO2010034725A4/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/18Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
    • H01L31/1804Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof comprising only elements of Group IV of the Periodic Table
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • H01L21/76259Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along a porous layer
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02EREDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E10/00Energy generation through renewable energy sources
    • Y02E10/50Photovoltaic [PV] energy
    • Y02E10/547Monocrystalline silicon PV cells
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50Manufacturing or production processes characterised by the final manufactured product

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Electromagnetism (AREA)
  • Weting (AREA)
  • Photovoltaic Devices (AREA)

Abstract

A method for the production of a semiconductor component, in particular a solar cell, on the basis of a silicon thin film. A method is proposed for the production of a solar cell on the basis of a silicon thin film (5). The method presents: preparing of a silicon substrate (1); forming of a porous layer (3) at a surface of the silicon substrate (1); depositing of a silicon thin film (5) on the porous layer (3); and separating of the thin silicon layer (5) from the silicon substrate (1), with the porous layer (3) serving as a preset breaking point. The porous layer (3) is formed here by currentless chemical etching of the silicon substrate (1). By dispensing with conventionally used anodic etching and replacing with currentless chemical etching, the production process can be simplified considerably.

Claims

AMENDED CLAIMS received by the International Bureau on16 September 2010 (16.09.2010)
1. A method for the production of a semiconductor component, in particular of a solar cell, based on a silicon thin film (5), the method presenting: providing of a silicon substrate (1); forming of a porous layer (3) at a surface of the silicon substrate (1); depositing of a silicon thin film (5) on the porous layer (3); and separating of the silicon thin film (5) from the silicon substrate (1) by exerting a mechanical force onto the silicon thin film, with the porous layer (3) serving as a preset breaking point,
characterized in that
the porous layer (3) is formed by currentless chemical etching of the silicon substrate (1).
2. The method according to Claim 1, in which the currentless chemical etching is carried out in a liquid etching solution which has an oxidizing agent for the partial oxidizing of the surface of the silicon substrate and an etching medium for etching away the oxidized silicon.
3. The method according to Claim 2, in which the silicon substrate and the etching solution are moved relative to each other during etching.
4. The method according to Claim 3, in which the silicon substrate is rotated during etching in a vertically inclined position in the etching solution.
5. The method according to any of Claims 2 to 4, in which a wetting agent is added to the etching solution.
6. The method according to any of Claims 1 to 5, in which the porous layer is formed with a thickness of at least 0.1 μm, preferably at least 0.4μm.
7. The method according to any of Claims 1 to 6, in which the porous layer is formed with a porosity of between 20% and 60%, preferably between 30% and 50%.
8. The method according to any of Claims 1 to 7, in which the provided silicon substrate has a specific resistance of less than 50 milliohm centimetres.
9. The method according to any of Claims 1 to 8, in which after the formation of the porous layer, in addition a high temperature step is carried out at temperatures above 850°C, preferably above 950°C and more preferably above 1000°C.
10. The method according to any of Claims 1 to 9, in which the silicon substrate is flushed in non-etching liquid after the formation of the porous layer and before the depositing of the silicon thin film;
11. The method according to Claim 10, in which the silicon substrate is held stationary during the flushing.
PCT/EP2009/062286 2008-09-23 2009-09-22 Method for the production of a semiconductor component, in particular a solar cell, on the basis of a thin silicon layer WO2010034725A2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE102008048498.9 2008-09-23
DE102008048498A DE102008048498A1 (en) 2008-09-23 2008-09-23 Method for producing a semiconductor component, in particular a solar cell, based on a thin silicon layer

Publications (3)

Publication Number Publication Date
WO2010034725A2 WO2010034725A2 (en) 2010-04-01
WO2010034725A3 WO2010034725A3 (en) 2010-09-23
WO2010034725A4 true WO2010034725A4 (en) 2010-11-11

Family

ID=41794858

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/EP2009/062286 WO2010034725A2 (en) 2008-09-23 2009-09-22 Method for the production of a semiconductor component, in particular a solar cell, on the basis of a thin silicon layer

Country Status (2)

Country Link
DE (1) DE102008048498A1 (en)
WO (1) WO2010034725A2 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103303904B (en) * 2013-06-13 2014-12-03 中国科学院金属研究所 Method for preferentially growing metallic single-walled carbon nanotube by using non-metallic silicon oxide as catalyst
DE102014103303A1 (en) 2014-03-12 2015-10-01 Universität Konstanz Process for producing solar cells with simultaneously etched-back doped regions
WO2017136672A1 (en) * 2016-02-05 2017-08-10 Applied Materials, Inc. Porous silicon structures and laser machining methods for semiconductor wafer processing

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE19730975A1 (en) 1997-06-30 1999-01-07 Max Planck Gesellschaft Porous material especially single crystal silicon layer production
EP1024523A1 (en) * 1999-01-27 2000-08-02 Imec (Interuniversity Microelectronics Center) VZW Method for fabricating thin film semiconductor devices

Also Published As

Publication number Publication date
DE102008048498A1 (en) 2010-04-08
WO2010034725A3 (en) 2010-09-23
WO2010034725A2 (en) 2010-04-01

Similar Documents

Publication Publication Date Title
Asoh et al. Effect of noble metal catalyst species on the morphology of macroporous silicon formed by metal-assisted chemical etching
CN103272484B (en) Method for preparing high-hydrophobicity microporous membrane
Yang et al. Effects of various ion-typed surfactants on silicon anisotropic etching properties in KOH and TMAH solutions
EP3031072A1 (en) Method to transfer two dimensional film grown on metal-coated wafer to the wafer itself in a face-to-face manner
CN105000552A (en) Preparation method for graphene oxide
WO2010056350A3 (en) Methods for casting by a float process and associated appratuses
CN101054158A (en) Self-separation manufacturing method for silicon micro-channel structure
WO2012136387A3 (en) Printable medium that contains metal particles and effects etching, more particularly for making contact with silicon during the production of a solar cell
WO2010034725A4 (en) Method for the production of a semiconductor component, in particular a solar cell, on the basis of a thin silicon layer
CN102354661B (en) Silicon slice thinning method based on metal nano particle catalysis
CN104726920A (en) Method for preparing and transferring ultrathin perforated anode alumina template
WO2013126033A3 (en) Apparatus and methods for uniformly forming porous semiconductor on a substrate
CN104326439B (en) A kind of method improving silicon microchannel plate surface topography
US20150047784A1 (en) Method for applying a temporary bonding layer
CN105132985A (en) Metal element and resin compound body and manufacturing method of metal element and resin compound body
CN106502080B (en) Method for manufacturing a micromechanical timepiece component and said micromechanical timepiece component
RU2008107627A (en) METHOD FOR PRODUCING COMPOSITE MEMBRANES BASED ON THIN METAL FILMS
WO2010081858A3 (en) Method for producing a semiconductor component, in particular a solar cell, based on a semiconductor thin film having a direct semiconductor material
WO2010081857A3 (en) Method for producing a semiconductor component, in particular a solar cell, based on a germanium thin film
CN105241587B (en) Pressure sensor and preparation method thereof
CN101311105B (en) Nano beam structure produced using no-electrode electrochemical corrosion self-stop and method thereof
WO2010122168A3 (en) Method for producing a semiconductor element, in particular a solar cell, based on a semiconductor thin layer having a direct semiconductor or germanium
JP2015101536A (en) Porous silicon self-supporting film having through pore array, and method of manufacturing the same
CN104261346A (en) Sacrificial layer of micromechanical structure and manufacture method of micromechanical structure
CN105241476B (en) Inertial sensor and preparation method thereof

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 09783299

Country of ref document: EP

Kind code of ref document: A2

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 09783299

Country of ref document: EP

Kind code of ref document: A2