WO2009081627A1 - Interpolation processing apparatus, interpolation processing method, and picture display apparatus - Google Patents

Interpolation processing apparatus, interpolation processing method, and picture display apparatus Download PDF

Info

Publication number
WO2009081627A1
WO2009081627A1 PCT/JP2008/066032 JP2008066032W WO2009081627A1 WO 2009081627 A1 WO2009081627 A1 WO 2009081627A1 JP 2008066032 W JP2008066032 W JP 2008066032W WO 2009081627 A1 WO2009081627 A1 WO 2009081627A1
Authority
WO
WIPO (PCT)
Prior art keywords
signal
pulldown
picture signal
module
detection
Prior art date
Application number
PCT/JP2008/066032
Other languages
French (fr)
Inventor
Munehiro Terada
Original Assignee
Kabushiki Kaisha Toshiba
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kabushiki Kaisha Toshiba filed Critical Kabushiki Kaisha Toshiba
Publication of WO2009081627A1 publication Critical patent/WO2009081627A1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00—Television systems
    • H04N7/01—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level
    • H04N7/0112—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level one of the standards corresponding to a cinematograph film standard
    • H04N7/0115—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level one of the standards corresponding to a cinematograph film standard with details on the detection of a particular field or frame pattern in the incoming video signal, e.g. 3:2 pull-down pattern
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00—Television systems
    • H04N7/01—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level
    • H04N7/0117—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level involving conversion of the spatial resolution of the incoming video signal
    • H04N7/012—Conversion between an interlaced and a progressive signal
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00—Television systems
    • H04N7/01—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level
    • H04N7/0127—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level by changing the field or frame frequency of the incoming video signal, e.g. frame rate converter
    • H04N7/0132—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level by changing the field or frame frequency of the incoming video signal, e.g. frame rate converter the field or frame frequency of the incoming video signal being multiplied by a positive integer, e.g. for flicker reduction
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/14—Picture signal circuitry for video frequency region
    • H04N5/144—Movement detection
    • H04N5/145—Movement estimation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00—Television systems
    • H04N7/01—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level
    • H04N7/0135—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level involving interpolation processes
    • H04N7/0147—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level involving interpolation processes the interpolation using an indication of film mode or an indication of a specific pattern, e.g. 3:2 pull-down pattern

Definitions

  • the present invention relates to an interpolation processing apparatus which detects a pulldown signal from an image signal to perform interpolation processing, an interpolation processing method, and a picture display apparatus.
  • an interpolation processing apparatus which performs interpolation image processing to a picture signal to realize smooth image display is provided in each of such digital television sets.
  • a film judder canceller function that smoothes movement of a cinema source is introduced as one of technologies that improve moving images.
  • JP-A 2006-109488 as a Japanese application patent document provides a picture processing apparatus which detects judder by using a film judder canceller and performs interpolation processing.
  • the film judder canceller function in the picture processing apparatus detects a 2-3 sequence (a 2-2 sequence in case of PAL) of a cinema source and executes interpolation processing of a frame different from that of a video source.
  • the number of frames interpolated by the interpolation processing is larger than that of a regular video source. Therefore, when erroneous detection occurs, a collapsed picture becomes highly visible in pictures output from the picture processing apparatus. Therefore, the picture processing apparatus has a problem that a screen with a considerably poor quality is output. Disclosure of Invention
  • an object of the present invention to provide an interpolation processing apparatus which accurately detects a pulldown detection signal and executes interpolation processing associated with a detection result, an interpolation processing method, and a picture display apparatus.
  • An interpolation processing apparatus comprises: a first pulldown detection module (51) which receives a picture signal and outputs a first pulldown signal; a second pulldown detection (21) module which receives the picture signal and outputs a second pulldown detection signal; a memory module (24, 25) which stores the picture signal in a storage region and outputs a delayed picture signal; a motion vector detection module (22) which compares the picture signal with the delayed picture signal to detect a motion vector; an interpolation image generation module (23) which generates an interpolation image signal based on a detection result of the motion vector detection module and the picture signal and the delayed picture signal from the memory module; and a conversion module (13, 26) which interpolates the interpolation image signal with respect to the picture signal based on detection results of the first pulldown detection signal and the second pulldown detection signal to output a converted picture signal.
  • FIG. 1 is a block diagram showing an example of a structure for image processing according to an embodiment of the present invention
  • FIG. 2 is a block diagram showing an example of a structure of an interpolation processing module according to an embodiment of the present invention
  • FIG. 3 is a block diagram showing an example of a structure of a pulldown detection module used by the interpolation processing module according to an embodiment of the present invention
  • FIG. 4 is a timing chart showing an example of two pulldown detection signals in an interpolation processing apparatus according to an embodiment of the present invention
  • FIG. 5 is a timing chart showing an example of processing of a 2-3 pulldown signal in the interpolation processing apparatus according to an embodiment of the present invention
  • FIG. 6 is a timing chart showing an example of processing of a 2-2 pulldown signal in the interpolation processing apparatus according to an embodiment of the present invention
  • FIG. 7 is a flowchart showing an example of interpolation processing in the interpolation processing apparatus according to an embodiment of the present invention.
  • FIG. 8 is a timing chart showing an example of processing of a 2-2 pulldown signal in the interpolation processing apparatus according to an embodiment of the present invention
  • FIG. 9 is a block diagram showing an example of a structure of a picture display apparatus to which the interpolation processing apparatus according to an embodiment of the present invention is applied.
  • FIG. 1 is a block diagram showing an example of a structure of an interpolation processing apparatus and its peripheral circuits according to an embodiment of the present invention.
  • the interpolation processing apparatus and its peripheral circuits are disclosed as a structure 10 for image processing.
  • An interpolation processing module 12 according to an embodiment of the present invention is provided on a rear stage of an image processing module 11 of a later-explained picture display apparatus 100, for example.
  • the interpolation processing module 12 according to an embodiment of the present invention is provided on a rear stage of the image processing module 11 to which a picture signal is supplied as shown in FIG. 1.
  • the interpolation processing module 12 is connected with, e.g., a control module 13.
  • An output from the interpolation processing module 12 is supplied to, e.g., a planar display device such as an LCD panel 14.
  • the image processing module 11 performs various kinds of image processing to an input picture signal. That is, the image processing module 11 depicted in FIG. 1 includes, e.g., an IP conversion module 15, a noise reduction circuit 16, a sealer circuit 17, and an image quality processing circuit 18.
  • the IP conversion module 15 carries out IP conversion processing for a picture signal.
  • the noise reduction circuit 16 carries out noise reduction processing for the picture signal.
  • the sealer circuit 17 receives an output from the noise reduction circuit to perform sealer processing.
  • the image quality processing circuit 18 executes image quality processing for the picture signal.
  • a first pulldown detection signal is supplied to the control module 13 that controls operations of the respective circuits from a pulldown detection module 51 provided in, e.g., the IP conversion module 15 in the image processing module 11. Further, a second pulldown detection signal is also supplied to the control module 13 from a pulldown detection module 21 provided in the interpolation processing module 12.
  • the control module 13 supplies a control signal to at least the interpolation processing module 12 and a Frame rate conversion module 26 provided in the interpolation processing module 12.
  • FIG. 2 is a block diagram showing an example of a structure of the interpolation processing module according to an embodiment of the present invention.
  • the interpolation processing module 12 includes a motion vector detection module 22 which receives a picture signal and a field delay picture signal.
  • the interpolation processing module 12 includes a motion vector interpolation image generation module 23 which receives a result of this detection and generates an interpolation image.
  • the interpolation processing module 12 also includes a pulldown detection module 21 which receives a picture signal subjected to image processing and a field delay picture signal.
  • the interpolation processing module 12 has the Frame rate conversion module 26 which receives a result of this detection.
  • the interpolation processing module 12 has a (field delay) memory module 24 that is required to acquire a picture signal subjected to field delay and a (Frame rate conversion) memory module 25. (Pulldown Detection Module)
  • FIG. 3 is a block diagram showing an example of a structure of the pulldown detection module 21 used by the interpolation processing module according to an embodiment of the present invention.
  • the pulldown detection module 51 is provided in at least the IP conversion module 15 in the image processing module 11 as explained above. Further, the pulldown detection module 21 is provided in the interpolation processing module 12. As shown in FIG. 3, the pulldown detection module 21 or 51 includes an inter-field difference circuit 52 to which a one-field delay signal and a current field signal are supplied.
  • the pulldown detection module 21 or 51 includes an inter-frame difference circuit 53 to which a one-frame delay signal and a current frame signal are supplied.
  • the pulldown detection module 21 or 51 includes a 2-3 pulldown inter-field correlation judgment circuit 54 that judges whether 2-3 pulldown has been detected.
  • the pulldown detection module 21-51 has a 2-3 pulldown inter-frame correlation judgment circuit 55 which judges whether 2-3 pulldown has been detected.
  • the pulldown detection module 21 or 51 includes a 2-2 pulldown inter-field correlation judgment circuit 56 that judges whether 2-2 pulldown has been detected.
  • the pulldown detection module 21 or 51 includes a 2-2 pulldown inter-frame correlation judgment circuit 57 that judges whether 2-2 pulldown has been detected.
  • the pulldown detection module 21 or 51 includes a pattern detection 2-3 pulldown judgment circuit 58 that judges whether 2-3 pulldown has been detected.
  • the pulldown detection module 21 or 51 includes a pattern detection 2-2 pulldown judgment circuit 59 that judges whether 2-2 pulldown has been detected.
  • the pulldown detection module 21 or 51 has a detection result output module 60 to which these detection results are output.
  • the detection result output module 60 outputs a pulldown detection signal.
  • the 2-3 pulldown inter-field correlation judgment circuit 54 judges whether 2-3 pulldown between fields can be detected based on a one-field delay signal obtained by the inter-field difference circuit 52.
  • the 2-3 pulldown inter-frame correlation judgment circuit 55 judges whether 2-3 pulldown between frames can be detected based on a one-frame difference signal obtained by the inter-frame difference circuit 53.
  • the 2-2 pulldown inter-field correlation judgment circuit 56 judges whether 2-2 pulldown between fields can be detected based on a one-field delay signal obtained by the inter-field difference circuit 52.
  • the 2-2 pulldown inter-frame correlation judgment circuit 57 judges whether 2-2 pulldown between frames can be detected based on a one-frame difference signal obtained by the inter-frame difference circuit 53. It is to be noted that each of the 2-3 pulldown inter-field correlation judgment circuit 54, the 2-3 pulldown inter-frame correlation judgment circuit 55, the 2-2 pulldown feed detection circuit 56, and the 2-2 pulldown inter-frame correlation judgment circuit 57 judges whether an input picture signal is indicative of a still image or a moving image based on a comparison with a reference value (a threshold value) and detects a 2-3 pulldown signal or a 2-2 pulldown signal based on a result of this judgment.
  • a reference value a threshold value
  • an output from the 2-3 pulldown inter- field correlation judgment circuit 54 and an output from the 2-3 pulldown inter-frame correlation judgment circuit 55 are supplied to the pattern detection 2-3 pulldown judgment circuit 58. Based on these results, the pattern detection 2-3 pulldown judgment circuit 58 supplies a 2-3 pulldown detection signal to the detection result output module 60.
  • an output from the 2-2 pulldown inter- field correlation judgment circuit 56 and an output from the 2-2 pulldown inter-frame correlation judgment circuit 57 are supplied to the pattern detection 2-2 pulldown judgment circuit 59. Based on these results, the pattern detection 2-2 pulldown judgment circuit 59 supplies a 2-2 pulldown detection signal to the detection result output module 60.
  • the interpolation processing apparatus having the above-explained structure executes the following interpolation processing for a picture signal.
  • FIG. 4 is a timing chart showing an example of two pulldown detection signals (a first pulldown detection signal and a second pulldown detection signal) in the interpolation processing apparatus according to an embodiment of the present invention.
  • FIG. 5 is a timing chart showing an example of processing of a 2-3 pulldown signal in the interpolation processing apparatus according to an embodiment of the present invention.
  • FIG. 6 is also a timing chart showing an example of processing of a 2-2 pulldown signal.
  • the control module 13 in the structure 10 for image processing receives a first pulldown detection signal from the pulldown detection module 51 and a second pulldown detection signal from the pulldown detection module 21 in the interpolation processing module 12.
  • first pulldown detection signal the first pulldown detection signal, the second pulldown detection signal
  • second pulldown detection signal (High, High), (High, Low), (Low, High) , and (Low, Low) as indicated by timings Tl, T2, T3, and T4 in FIG. 4.
  • the 2-3 pulldown signal is a signal obtained by converting one frame into two fields or three fields when converting cinema contents of 24 frames/second into an interlace signal of 60 Hz.
  • this picture signal of NTSC 60 fields/second is supplied to the IP conversion module 15 in the image processing module 11, 2-3 pulldown processing is executed to provide a picture signal of 60 frames/second, and this signal is supplied to the interpolation processing module 12.
  • the picture signal of 60 frames/second supplied to the interpolation processing module 12 is converted into a picture signal of 120 frames/second through the judder canceller HIGH in accordance with a detection result of, e.g., the pulldown detection module 21 as shown in FIG. 5. Processing for 2-2 Pulldown Signal Likewise, as shown in FIG.
  • the 2-2 pulldown signal is a signal obtained by converting one frame into two fields when converting cinema contents of 24 frames/second into an interlace signal of 50 Hz.
  • this picture signal of PAL 50 fields/second is supplied to the IP conversion module 15 in the image processing module 11, 2-2 pulldown processing is executed to provide a picture signal of 50 frames/second, and this signal is supplied to the interpolation processing module 12.
  • the picture signal of 50 frames/second supplied to the interpolation processing module 12 is converted into a picture signal of 100 frames/second (or 120 frames/second) through the judder canceller HIGH in accordance with a detection result of, e.g., the pulldown detection module 21 as shown in FIG. 6.
  • FIG. 7 is a flowchart showing an example of the interpolation processing in the interpolation processing apparatus according to an embodiment of the present invention. It is to be noted that each step in the flowchart of FIG. 7 can be substituted by a circuit block, and hence each step in each flowchart can be redefined as a circuit block.
  • This embodiment has four modes of the interpolation processing. That is, a description will be given as to examples where a judder canceller HIGH (which provides the most smooth movement) which can provide performances most, a judder canceller MEDIUM which provides the second smooth movement, a judder canceller LOW which does not provide the smooth movement but has a slight effect, and interpolation image alone associated with motion vectors without using the judder canceller are used.
  • a judder canceller HIGH which provides the most smooth movement
  • a judder canceller MEDIUM which provides the second smooth movement
  • a judder canceller LOW which does not provide the smooth movement but has a slight effect
  • interpolation image alone associated with motion vectors without using the judder canceller are used.
  • the judder canceller HIGH (a percentage of interpolation images is 80%, four types of interpolation images) ; the judder canceller MEDIUM (a percentage of interpolation images is 80%, two types of interpolation images) ; the judder canceller LOW (a percentage of interpolation images is 40%, two types of interpolation images) ; and interpolation images associated with a motion vector (a percentage of interpolation images is 20%, and two types of interpolation images) .
  • the control module 13 and the Frame rate conversion module 26 receive the first pulldown detection signal from, e.g., the IP conversion module 15 (the pulldown detection module 51) .
  • the control module 13 and the Frame rate conversion module 26 further acquire the second pulldown detection signal from the pulldown detection module 21 in the interpolation processing module 12 (a step SIl) .
  • the control module 13 and the Frame rate conversion module 26 detect whether a logical value of the first pulldown detection signal is High or Low (a step S12) . In case of High, the control module 13 and the Frame rate conversion module 26 detect whether a logical value of the second pulldown detection signal is High or Low (a step S13) .
  • the control module 13 and the Frame rate conversion module 26 detects whether the logical value of the second pulldown detection signal is High or Low (a step S16) .
  • the interpolation processing in this example continues in the order of a frame A, a frame AB]_, a frame AB2, a frame AB3, a frame AB4, and a frame B as shown in (A) in FIG. 8.
  • the frame A is a current frame and a frame B is a delayed frame
  • the frame AB1 is a first interpolation frame generated from the frame A, the frame B, and an interpolation image signal.
  • the frame AB2 is a second interpolation frame generated from the frame A, the frame B, and the interpolation image signal.
  • the frame AB ⁇ corresponds to an interpolation image that is greatly affected by the frame A as compared with the frame AB2.
  • the frame AB2 corresponds to an interpolation image that is greatly affected by the frame A as compared with the frame AB3.
  • the frame AB3 is an interpolation image that is greatly affected by the frame A as compared with the frame AB4.
  • the judder cancel HIGH of the interpolation processing (A) can more gradually provide variable images than the judder cancel MEDIUM of interpolation processing (B) . Further, the judder cancel HIGH of the interpolation processing (B) can more gradually provide variable images than the judder cancel LOW of the interpolation processing C. Therefore, the judder cancel HIGH of the interpolation processing (A) can display the most smooth moving image.
  • the judder cancel HIGH of the interpolation processing (A) has a higher degree of image collapse than the judder cancel MEDIUM of the interpolation processing (B) .
  • the judder cancel HIGH of the interpolation processing (B) has a higher degree of image collapse than the interpolation processing (C) .
  • this interpolation processing (C) is processing of interpolating an interpolation image signal with respect to a picture signal and a delayed picture signal in a state where a percentage of the interpolation image signal is small as compared with the interpolation processing (A) using the judder cancel HIGH.
  • the interpolation processing (D) using the motion vector (a percentage of interpolation images is 20%, two types of interpolation images) (FIG. 8) is used (the step S17) .
  • This interpolation processing (D) is processing of interpolating an interpolation image signal with respect to a picture signal and a delayed picture signal in a state where a percentage of the interpolation image signal is smaller than that in the interpolation processing (C) using the judder cancel LOW.
  • the interpolation processing (D) using the motion vector (a percentage of interpolation images is 20%, two types of interpolation images) (FIG. 8) is carried out (a step S18) .
  • This interpolation processing (D) is processing of interpolating an interpolation image signal with respect to a picture signal and a delayed picture signal in a state where a percentage of the interpolation image signal is smaller than that in the interpolation processing (C) using the judder cancel LOW.
  • the interpolation processing (C) using the judder cancel LOW (a percentage of interpolation images is 40%, two types of interpolation images) (FIG. 8) is carried out.
  • the interpolation processing (D) based on a motion vector detection result (a percentage of interpolation images is 20%, two types of interpolation images) (FIG. 8) is performed.
  • the second application example is processing in which a degree of the interpolation processing is gradually associated as compared with the first application example.
  • the interpolation processing module 12 and the control module 13 can execute the interpolation processing while gradually changing a percentage of the interpolation image signal or types of the interpolation images in accordance with results of the plurality of pulldown detection signals.
  • this reference value is a reference value (an analog value) which is used to judge whether a picture signal input to each of the circuits 54, 55, 56, 57, 58, and 59 is indicative of a still image or a moving image.
  • a detection result obtained by the pulldown detection module 51 included in the IP conversion module 15 is more accurate than a detection result obtained by the pulldown detection module 21 in the interpolation processing module 12. That is because a picture signal supplied to the IP conversion module 15 is not affected by image processing by, e.g., the noise reduction circuit 16, the sealer circuit 17, the image quality processing circuit 18, and others.
  • the control module 13 changes the reference value for each judgment circuit (the 2-3 pulldown inter-field correlation judgment circuit 54, the 2-3 pulldown inter-frame correlation judgment circuit 55, the 2-2 pulldown inter-field correlation judgment circuit 56, the 2-2 pulldown inter-frame correlation judgment circuit 57, the pattern detection 2-3 pulldown judgment circuit 58, and the pattern detection 2-2 pulldown judgment circuit 59) in the pulldown detection module 21.
  • each of the 2-3 pulldown inter-field correlation judgment circuit 54, the 2-3 pulldown inter-frame correlation judgment circuit 55, the 2-2 pulldown feed detection circuit 56, and the 2-2 pulldown inter-frame correlation judgment circuit 57 judges whether a picture signal input thereto is indicative of a still image or a moving image based on a comparison with the reference value (an analog value) .
  • Each of the 2-3 pulldown inter-field correlation judgment circuit 54, the 2-3 pulldown inter-frame correlation judgment circuit 55, the 2-2 pulldown feed detection circuit 56, and the 2-2 pulldown inter-frame correlation judgment circuit 57 detects a 2-2 pulldown signal or a 2-2 pulldown signal based on a judgment result. As a result, an accuracy of a detection result obtained by the pulldown detection module 21 can be further improved.
  • FIG. 9 is a block diagram showing an example of a structure of a picture display apparatus utilizing the interpolation processing apparatus according to an embodiment of the present invention.
  • a picture display apparatus 100 using the interpolation processing apparatus as the interpolation processing module 12 provided on the rear stage of the image processing module 11 is preferable.
  • FIG. 9 is a block diagram showing an example of a structure of a picture display apparatus such as a digital television set that is an embodiment of the picture display apparatus to which the interpolation processing apparatus according to an embodiment of the present invention.
  • the picture display apparatus 100 is, e.g., a television set, and a control module 130 is connected with respective modules through a data bus to control entire operations.
  • the picture display apparatus 100 has an MPEG decoder module 116 constituting a playback side and the control module 130 that controls operations of an apparatus main body as main constituent elements.
  • the picture display apparatus 100 has a selector module 114 on an input side and a selector module 120 on an output side.
  • a BS/CS/terrestrial digital tuner module 112 and a BS/terrestrial analog tuner module 113 are connected with the selector module 114 on the input side of the picture display apparatus 100.
  • a communication module 111 having, e.g., an LAN or a mail function is connected with the data bus.
  • the picture display apparatus 100 further includes a buffer module 115 that temporarily stores demodulation signals from the BS/CS/terrestrial digital tuner module 112.
  • the picture display apparatus 100 includes a separation module 117 that separates packets as the stored demodulation signals in accordance with each type.
  • the picture display apparatus 100 includes the MPEG decoder module 116 that performs MPEG decoding processing with respect to each picture/sound packet supplied from the separation module 117 and outputs a picture/sound signal.
  • the picture display apparatus 100 includes an OSD (On Screen Display) superimposition module 134 that generates a picture signal on which, e.g., operation information is to be superimposed and superimposes information on the picture signal.
  • OSD On Screen Display
  • the picture display apparatus 100 further includes a sound processing module 118 that performs, e.g., amplification processing to a sound signal from the MPEG decoder module 116.
  • the picture display apparatus 100 includes an image processing module 11 that receives a picture signal from the MPEG decoder module 116 and performs desired picture processing.
  • the picture display apparatus 100 includes the above-explained interpolation processing module 12 according to an embodiment of the present invention.
  • the picture display apparatus 100 includes the OSD superimposition module 134.
  • the picture display apparatus 100 includes the selector module 120 that selects output destinations of a sound signal and a picture signal.
  • the picture display apparatus 100 includes a speaker module 121 that outputs sound in accordance with a sound signal from the sound processing module 118.
  • the picture display apparatus 100 includes a display module 122 that is connected with the selector module 120 and displays a picture associated with a supplied picture signal in, e.g., a liquid crystal display screen.
  • the picture display apparatus 100 has an interface module 123 that performs communication with an external device.
  • the picture display apparatus 100 further includes a storage module 135 that appropriately records, e.g., picture information from the BS/CS/terrestrial digital tuner module 112 and the BS/terrestrial analog tuner module 113.
  • the picture display apparatus 100 includes an electronic program information processing module 136 that acquires electronic program information from, e.g., a broadcast signal to perform, e.g., screen display.
  • the above-explained respective modules are connected with the control module 130 through the data bus.
  • the picture display apparatus 100 further has an operation module 132 that is connected with the control module 130 through the data bus and accepts an operation of a user or an operation of a remote controller R and a display module 133 that displays an operation signal.
  • the remote controller R can perform substantially the same operation as that of the operation module 132 that is provided in a main body of the picture display apparatus 100, and can perform an operation over a tuner, various kinds of settings, and others.
  • a broadcast signal is input to, e.g., the BS/CS/terrestrial digital tuner module 112 through a receiving antenna, channel selection is performed in this module, a selected and demodulated demodulation signal having a packet format is separated into a packet in accordance with each type by the separation module 117, and a sound/picture packet is decoded by, e.g., the MPEG decoder module 116 to become a picture/sound signal which is supplied to the sound processing module 118 and the image processing module 11.
  • the image processing module 11 progressively performs image processing, e.g., conversion with respect to an interlace signal by using, e.g., the IP conversion module 15, and the above-explained interpolation processing module 12 carries out gradual judder canceller processing in accordance with values of a plurality of pulldown detection signals. Furthermore, gradual interpolation frame processing is executed to provide a moving image with smooth movement, and a processed signal is supplied to the selector module 120.
  • image processing module 11 progressively performs image processing, e.g., conversion with respect to an interlace signal by using, e.g., the IP conversion module 15, and the above-explained interpolation processing module 12 carries out gradual judder canceller processing in accordance with values of a plurality of pulldown detection signals. Furthermore, gradual interpolation frame processing is executed to provide a moving image with smooth movement, and a processed signal is supplied to the selector module 120.
  • the selector module 120 supplies a picture signal to, e.g., the display module 122 in accordance with a control signal of the control module 130, whereby a picture associated with the picture signal is displayed in the display module 122. Moreover, sound associated with a sound signal from the sound processing module 118 is output from the speaker module 121. Additionally, various kinds of operation information or subtitle information generated by the OSD superimposition module 27 is superimposed on a picture signal associated with a broadcast signal, and a corresponding picture is thereby displayed in the display module 122 through the image processing module 11.
  • the interpolation processing apparatus that more accurately detects pulldown detection signal and executes interpolation processing, the interpolation processing method, and the picture display apparatus.

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Computer Graphics (AREA)
  • Television Systems (AREA)

Abstract

The interpolation processing apparatus includes first and second pulldown detection modules (51 and 21) that receive a picture signal and output first and second pulldown detection signals, memory modules (24 and 25) each of which stores a picture signal in a storage region and outputs a delayed picture signal, a detection module (22) which compares the picture signal with the delayed picture signal to detect a motion vector, a generation module (23) which generates an interpolation image signal based on the motion vector and the picture signal and the delayed picture signal from the memory module, and conversion modules (13 and 26) which interpolate the interpolation image signal with respect to the picture signal based on detection results of the first and second pulldown detection signal.

Description

D E S C R I P T I O N
INTERPOLATION PROCESSING APPARATUS, INTERPOLATION PROCESSING METHOD, AND PICTURE DISPLAY APPARATUS
Technical Field
The present invention relates to an interpolation processing apparatus which detects a pulldown signal from an image signal to perform interpolation processing, an interpolation processing method, and a picture display apparatus.
Background Art
As well known, for example, digital television sets each having a planar display have recently spread. An interpolation processing apparatus which performs interpolation image processing to a picture signal to realize smooth image display is provided in each of such digital television sets. For example, in a digital television set as typified by a liquid crystal TV, a film judder canceller function that smoothes movement of a cinema source is introduced as one of technologies that improve moving images.
When a picture signal is a film picture signal, there is a problem that judder occurs in a picture. Thus, JP-A 2006-109488 (KOKAI) as a Japanese application patent document provides a picture processing apparatus which detects judder by using a film judder canceller and performs interpolation processing.
However, erroneous detection may occur in a detection result of a pulldown signal indicating that a picture signal is a film picture signal. In such a case, the picture processing apparatus cannot lead an accurate detection result.-
The film judder canceller function in the picture processing apparatus detects a 2-3 sequence (a 2-2 sequence in case of PAL) of a cinema source and executes interpolation processing of a frame different from that of a video source. However, the number of frames interpolated by the interpolation processing (interpolation frames) is larger than that of a regular video source. Therefore, when erroneous detection occurs, a collapsed picture becomes highly visible in pictures output from the picture processing apparatus. Therefore, the picture processing apparatus has a problem that a screen with a considerably poor quality is output. Disclosure of Invention
Therefore, it is an object of the present invention to provide an interpolation processing apparatus which accurately detects a pulldown detection signal and executes interpolation processing associated with a detection result, an interpolation processing method, and a picture display apparatus.
An interpolation processing apparatus according to the present invention comprises: a first pulldown detection module (51) which receives a picture signal and outputs a first pulldown signal; a second pulldown detection (21) module which receives the picture signal and outputs a second pulldown detection signal; a memory module (24, 25) which stores the picture signal in a storage region and outputs a delayed picture signal; a motion vector detection module (22) which compares the picture signal with the delayed picture signal to detect a motion vector; an interpolation image generation module (23) which generates an interpolation image signal based on a detection result of the motion vector detection module and the picture signal and the delayed picture signal from the memory module; and a conversion module (13, 26) which interpolates the interpolation image signal with respect to the picture signal based on detection results of the first pulldown detection signal and the second pulldown detection signal to output a converted picture signal.
Brief Description of Drawings
FIG. 1 is a block diagram showing an example of a structure for image processing according to an embodiment of the present invention; FIG. 2 is a block diagram showing an example of a structure of an interpolation processing module according to an embodiment of the present invention; FIG. 3 is a block diagram showing an example of a structure of a pulldown detection module used by the interpolation processing module according to an embodiment of the present invention; FIG. 4 is a timing chart showing an example of two pulldown detection signals in an interpolation processing apparatus according to an embodiment of the present invention;
FIG. 5 is a timing chart showing an example of processing of a 2-3 pulldown signal in the interpolation processing apparatus according to an embodiment of the present invention;
FIG. 6 is a timing chart showing an example of processing of a 2-2 pulldown signal in the interpolation processing apparatus according to an embodiment of the present invention;
FIG. 7 is a flowchart showing an example of interpolation processing in the interpolation processing apparatus according to an embodiment of the present invention;
FIG. 8 is a timing chart showing an example of processing of a 2-2 pulldown signal in the interpolation processing apparatus according to an embodiment of the present invention; and FIG. 9 is a block diagram showing an example of a structure of a picture display apparatus to which the interpolation processing apparatus according to an embodiment of the present invention is applied.
Best Mode for Carrying Out the Invention An embodiment according to the present invention will now be explained in detail hereinafter with reference to the drawings.
<Example of Interpolation Processing Apparatus according to Embodiment of Present Invention> (Structure)
An interpolation processing apparatus and its peripheral circuits according to an embodiment of the present invention will now be explained with reference to FIG. 1.
FIG. 1 is a block diagram showing an example of a structure of an interpolation processing apparatus and its peripheral circuits according to an embodiment of the present invention. As shown in FIG. 1, the interpolation processing apparatus and its peripheral circuits are disclosed as a structure 10 for image processing. An interpolation processing module 12 according to an embodiment of the present invention is provided on a rear stage of an image processing module 11 of a later-explained picture display apparatus 100, for example. The interpolation processing module 12 according to an embodiment of the present invention is provided on a rear stage of the image processing module 11 to which a picture signal is supplied as shown in FIG. 1. The interpolation processing module 12 is connected with, e.g., a control module 13. An output from the interpolation processing module 12 is supplied to, e.g., a planar display device such as an LCD panel 14. The image processing module 11 performs various kinds of image processing to an input picture signal. That is, the image processing module 11 depicted in FIG. 1 includes, e.g., an IP conversion module 15, a noise reduction circuit 16, a sealer circuit 17, and an image quality processing circuit 18. The IP conversion module 15 carries out IP conversion processing for a picture signal. The noise reduction circuit 16 carries out noise reduction processing for the picture signal. The sealer circuit 17 receives an output from the noise reduction circuit to perform sealer processing. The image quality processing circuit 18 executes image quality processing for the picture signal.
A first pulldown detection signal is supplied to the control module 13 that controls operations of the respective circuits from a pulldown detection module 51 provided in, e.g., the IP conversion module 15 in the image processing module 11. Further, a second pulldown detection signal is also supplied to the control module 13 from a pulldown detection module 21 provided in the interpolation processing module 12. The control module 13 supplies a control signal to at least the interpolation processing module 12 and a Frame rate conversion module 26 provided in the interpolation processing module 12.
FIG. 2 is a block diagram showing an example of a structure of the interpolation processing module according to an embodiment of the present invention.
As shown in FIG. 2, the interpolation processing module 12 includes a motion vector detection module 22 which receives a picture signal and a field delay picture signal. The interpolation processing module 12 includes a motion vector interpolation image generation module 23 which receives a result of this detection and generates an interpolation image. The interpolation processing module 12 also includes a pulldown detection module 21 which receives a picture signal subjected to image processing and a field delay picture signal. The interpolation processing module 12 has the Frame rate conversion module 26 which receives a result of this detection. Moreover, the interpolation processing module 12 has a (field delay) memory module 24 that is required to acquire a picture signal subjected to field delay and a (Frame rate conversion) memory module 25. (Pulldown Detection Module)
FIG. 3 is a block diagram showing an example of a structure of the pulldown detection module 21 used by the interpolation processing module according to an embodiment of the present invention. The pulldown detection module 51 is provided in at least the IP conversion module 15 in the image processing module 11 as explained above. Further, the pulldown detection module 21 is provided in the interpolation processing module 12. As shown in FIG. 3, the pulldown detection module 21 or 51 includes an inter-field difference circuit 52 to which a one-field delay signal and a current field signal are supplied. The pulldown detection module 21 or 51 includes an inter-frame difference circuit 53 to which a one-frame delay signal and a current frame signal are supplied. The pulldown detection module 21 or 51 includes a 2-3 pulldown inter-field correlation judgment circuit 54 that judges whether 2-3 pulldown has been detected. The pulldown detection module 21-51 has a 2-3 pulldown inter-frame correlation judgment circuit 55 which judges whether 2-3 pulldown has been detected.
Furthermore, the pulldown detection module 21 or 51 includes a 2-2 pulldown inter-field correlation judgment circuit 56 that judges whether 2-2 pulldown has been detected. The pulldown detection module 21 or 51 includes a 2-2 pulldown inter-frame correlation judgment circuit 57 that judges whether 2-2 pulldown has been detected. The pulldown detection module 21 or 51 includes a pattern detection 2-3 pulldown judgment circuit 58 that judges whether 2-3 pulldown has been detected. The pulldown detection module 21 or 51 includes a pattern detection 2-2 pulldown judgment circuit 59 that judges whether 2-2 pulldown has been detected. The pulldown detection module 21 or 51 has a detection result output module 60 to which these detection results are output. The detection result output module 60 outputs a pulldown detection signal.
In the pulldown detection module 51, the 2-3 pulldown inter-field correlation judgment circuit 54 judges whether 2-3 pulldown between fields can be detected based on a one-field delay signal obtained by the inter-field difference circuit 52.
Likewise, the 2-3 pulldown inter-frame correlation judgment circuit 55 judges whether 2-3 pulldown between frames can be detected based on a one-frame difference signal obtained by the inter-frame difference circuit 53.
Likewise, in the 2-2 pulldown feed detection circuit 56, the 2-2 pulldown inter-field correlation judgment circuit 56 judges whether 2-2 pulldown between fields can be detected based on a one-field delay signal obtained by the inter-field difference circuit 52.
Likewise, the 2-2 pulldown inter-frame correlation judgment circuit 57 judges whether 2-2 pulldown between frames can be detected based on a one-frame difference signal obtained by the inter-frame difference circuit 53. It is to be noted that each of the 2-3 pulldown inter-field correlation judgment circuit 54, the 2-3 pulldown inter-frame correlation judgment circuit 55, the 2-2 pulldown feed detection circuit 56, and the 2-2 pulldown inter-frame correlation judgment circuit 57 judges whether an input picture signal is indicative of a still image or a moving image based on a comparison with a reference value (a threshold value) and detects a 2-3 pulldown signal or a 2-2 pulldown signal based on a result of this judgment.
Moreover, an output from the 2-3 pulldown inter- field correlation judgment circuit 54 and an output from the 2-3 pulldown inter-frame correlation judgment circuit 55 are supplied to the pattern detection 2-3 pulldown judgment circuit 58. Based on these results, the pattern detection 2-3 pulldown judgment circuit 58 supplies a 2-3 pulldown detection signal to the detection result output module 60.
Likewise, an output from the 2-2 pulldown inter- field correlation judgment circuit 56 and an output from the 2-2 pulldown inter-frame correlation judgment circuit 57 are supplied to the pattern detection 2-2 pulldown judgment circuit 59. Based on these results, the pattern detection 2-2 pulldown judgment circuit 59 supplies a 2-2 pulldown detection signal to the detection result output module 60.
As a result, when the 2-2 pulldown detection signal or the 2-3 pulldown detection result is supplied to the detection result output module 60, this module finally supplies this judgment result as a pulldown detection signal to a rear stage. <Example of Interpolation Processing by
Interpolation Processing Apparatus according to Embodiment of Present Invention>
The interpolation processing apparatus having the above-explained structure executes the following interpolation processing for a picture signal.
An example of interpolation processing by the interpolation processing apparatus according to an embodiment of the present invention will now be explained hereinafter with reference to the drawings. FIG. 4 is a timing chart showing an example of two pulldown detection signals (a first pulldown detection signal and a second pulldown detection signal) in the interpolation processing apparatus according to an embodiment of the present invention. FIG. 5 is a timing chart showing an example of processing of a 2-3 pulldown signal in the interpolation processing apparatus according to an embodiment of the present invention.
FIG. 6 is also a timing chart showing an example of processing of a 2-2 pulldown signal.
In FIG. 1, the control module 13 in the structure 10 for image processing receives a first pulldown detection signal from the pulldown detection module 51 and a second pulldown detection signal from the pulldown detection module 21 in the interpolation processing module 12. As combinations of logical values of the first pulldown detection signal and the second pulldown detection signal, there are, e.g., (the first pulldown detection signal, the second pulldown detection signal) = (High, High), (High, Low), (Low, High) , and (Low, Low) as indicated by timings Tl, T2, T3, and T4 in FIG. 4. It is to be noted that an example where an active state corresponds to' High and an inactive state corresponds to Low is explained in the following embodiment, but the active state may correspond to Low and the inactive state may correspond to High.
Processing for a 2-3 pulldown signal and processing for a 2-2 pulldown signal detected by the pulldown detection modules 21 and 51 will now be explained with reference to FIG. 5 and FIG. 6. Processing for 2-3 Pulldown Signal
As shown in FIG. 5, the 2-3 pulldown signal is a signal obtained by converting one frame into two fields or three fields when converting cinema contents of 24 frames/second into an interlace signal of 60 Hz. When this picture signal of NTSC 60 fields/second is supplied to the IP conversion module 15 in the image processing module 11, 2-3 pulldown processing is executed to provide a picture signal of 60 frames/second, and this signal is supplied to the interpolation processing module 12. The picture signal of 60 frames/second supplied to the interpolation processing module 12 is converted into a picture signal of 120 frames/second through the judder canceller HIGH in accordance with a detection result of, e.g., the pulldown detection module 21 as shown in FIG. 5. Processing for 2-2 Pulldown Signal Likewise, as shown in FIG. 6, the 2-2 pulldown signal is a signal obtained by converting one frame into two fields when converting cinema contents of 24 frames/second into an interlace signal of 50 Hz. When this picture signal of PAL 50 fields/second is supplied to the IP conversion module 15 in the image processing module 11, 2-2 pulldown processing is executed to provide a picture signal of 50 frames/second, and this signal is supplied to the interpolation processing module 12. The picture signal of 50 frames/second supplied to the interpolation processing module 12 is converted into a picture signal of 100 frames/second (or 120 frames/second) through the judder canceller HIGH in accordance with a detection result of, e.g., the pulldown detection module 21 as shown in FIG. 6. Application of Gradual Judder Canceller
Interpolation processing associated with operations of the control module 13 and the Frame rate conversion module 26 according to an accurate pulldown detection result which is the above-described problem of the interpolation processing apparatus conforming to an embodiment of the present invention will now be sequentially explained with reference to a flowchart of FIG. 7. FIG. 7 is a flowchart showing an example of the interpolation processing in the interpolation processing apparatus according to an embodiment of the present invention. It is to be noted that each step in the flowchart of FIG. 7 can be substituted by a circuit block, and hence each step in each flowchart can be redefined as a circuit block.
This embodiment has four modes of the interpolation processing. That is, a description will be given as to examples where a judder canceller HIGH (which provides the most smooth movement) which can provide performances most, a judder canceller MEDIUM which provides the second smooth movement, a judder canceller LOW which does not provide the smooth movement but has a slight effect, and interpolation image alone associated with motion vectors without using the judder canceller are used.
As shown in FIG. 8, as these gradual judder cancellers, it is preferable to use: the judder canceller HIGH (a percentage of interpolation images is 80%, four types of interpolation images) ; the judder canceller MEDIUM (a percentage of interpolation images is 80%, two types of interpolation images) ; the judder canceller LOW (a percentage of interpolation images is 40%, two types of interpolation images) ; and interpolation images associated with a motion vector (a percentage of interpolation images is 20%, and two types of interpolation images) .
Basically, movement of an image becomes smooth as the number of interpolation frames is increased. However, when erroneous detection occurs, a quality of a screen is considerably reduced. An improvement in this tradeoff relationship is realized as follows by using both a pulldown detection result in the IP conversion module 15 (the pulldown detection module 51) and a pulldown detection result in the pulldown detection result 21 in the interpolation processing module 12.
As shown in the flowchart of FIG. 7, the control module 13 and the Frame rate conversion module 26 receive the first pulldown detection signal from, e.g., the IP conversion module 15 (the pulldown detection module 51) . The control module 13 and the Frame rate conversion module 26 further acquire the second pulldown detection signal from the pulldown detection module 21 in the interpolation processing module 12 (a step SIl) . The control module 13 and the Frame rate conversion module 26 detect whether a logical value of the first pulldown detection signal is High or Low (a step S12) . In case of High, the control module 13 and the Frame rate conversion module 26 detect whether a logical value of the second pulldown detection signal is High or Low (a step S13) .
When it is determined that the logical value of the first pulldown detection signal is Low at the step S12, the control module 13 and the Frame rate conversion module 26 detects whether the logical value of the second pulldown detection signal is High or Low (a step S16) . As a result, the control module 13 and the Frame rate conversion module 26 can detect which one of (the first pulldown detection signal, the second pulldown detection signal) = (High, High) , (High, Low) , (Low, High) , and (Low, Low) a combination of the logical values of the two pulldown signals corresponds to.
When (the first pulldown detection signal, the second pulldown detection signal) = (High, High) , the control module 13 and the Frame rate conversion module 26 execute interpolation processing with respect to a 2-3 pulldown image signal of 60 frames/second based on the judder cancel HIGH which is indicated as interpolation processing (A) in a timing chart of FIG . 8 .
The interpolation processing in this example continues in the order of a frame A, a frame AB]_, a frame AB2, a frame AB3, a frame AB4, and a frame B as shown in (A) in FIG. 8. When the frame A is a current frame and a frame B is a delayed frame, the frame AB1 is a first interpolation frame generated from the frame A, the frame B, and an interpolation image signal. Likewise, the frame AB2 is a second interpolation frame generated from the frame A, the frame B, and the interpolation image signal.
Differences between the frame AB]_, the frame AB2, the frame AB3, and the frame AB3 will now be explained. The frame AB^ corresponds to an interpolation image that is greatly affected by the frame A as compared with the frame AB2. The frame AB2 corresponds to an interpolation image that is greatly affected by the frame A as compared with the frame AB3. The frame AB3 is an interpolation image that is greatly affected by the frame A as compared with the frame AB4.
Therefore, the judder cancel HIGH of the interpolation processing (A) can more gradually provide variable images than the judder cancel MEDIUM of interpolation processing (B) . Further, the judder cancel HIGH of the interpolation processing (B) can more gradually provide variable images than the judder cancel LOW of the interpolation processing C. Therefore, the judder cancel HIGH of the interpolation processing (A) can display the most smooth moving image.
However, when a pulldown detection signal has an error, it can be said that the judder cancel HIGH of the interpolation processing (A) has a higher degree of image collapse than the judder cancel MEDIUM of the interpolation processing (B) . Furthermore, it can be said that the judder cancel HIGH of the interpolation processing (B) has a higher degree of image collapse than the interpolation processing (C) .
Therefore, only when a pulldown detection signal is further certain, using the high judder canceller having a relatively high percentage of interpolation images and a relatively large number of types of interpolation images is preferable. When certainty of a pulldown detection signal is low, adopting the judder canceller having a relatively low percentage of interpolation images and a relatively small number of types of interpolation images or storage processing (D) using a simple motion vector is preferable.
In this manner, the control module 13 and the Frame rate conversion module 26 can detect any one of combinations of logical values of two pulldown detection signals (the first pulldown detection signal, the second pulldown detection signal) = (High, High) , (High, Low) , (Low, High) , or (Low, Low) . (First Application Example) As a result, the following interpolation processing is executed in accordance with a combination of logical values of two pulldown signals (the first pulldown detection signal, the second pulldown detection signal) = (High, High) , (High, Low) , (Low, High), or (Low, Low) (steps S14, S15, S17, and S18) .
It is to be noted that a first application example of an association relationship between a detection result of the two pulldown detection signals and the four types of interpolation processing by the control module 13 and the Frame rate conversion module 26 will be explained below, but the present invention is not restricted thereto. When (the first pulldown detection signal, the second pulldown detection signal) = (High, High) , the interpolation processing (A) using the judder cancel HIGH (a percentage of interpolation images is 80%, four types of interpolation images) (FIG. 8) is adopted (the step S14) .
When (the first pulldown detection signal, the second pulldown detection signal) = (High, Low), the interpolation processing (C) using the judder cancel LOW (a percentage of interpolation images is 40%, two types of interpolation images) (FIG. 8) is adopted (the step S15) .
It can be said that this interpolation processing (C) is processing of interpolating an interpolation image signal with respect to a picture signal and a delayed picture signal in a state where a percentage of the interpolation image signal is small as compared with the interpolation processing (A) using the judder cancel HIGH.
When (the first pulldown detection signal, the second pulldown detection signal) = (Low, High), the interpolation processing (D) using the motion vector (a percentage of interpolation images is 20%, two types of interpolation images) (FIG. 8) is used (the step S17) . This interpolation processing (D) is processing of interpolating an interpolation image signal with respect to a picture signal and a delayed picture signal in a state where a percentage of the interpolation image signal is smaller than that in the interpolation processing (C) using the judder cancel LOW.
When (the first pulldown detection signal, the second pulldown detection signal) = (Low, Low) , the interpolation processing (D) using the motion vector (a percentage of interpolation images is 20%, two types of interpolation images) (FIG. 8) is carried out (a step S18) . This interpolation processing (D) is processing of interpolating an interpolation image signal with respect to a picture signal and a delayed picture signal in a state where a percentage of the interpolation image signal is smaller than that in the interpolation processing (C) using the judder cancel LOW.
(Second Application Example) A description will now be given as to a second application example that is another example of an association relationship between a detection result of the two pulldown detection signals and the four types of interpolation processing by the control module 13 and the Frame rate conversion module 26.
When (the first pulldown detection signal, the second pulldown detection signal) = (High, High) , the interpolation processing (A) using the judder cancel HIGH (a percentage of interpolation images is 80%, four types of interpolation images) (FIG. 8) is performed.
When (the first pulldown detection signal, the second pulldown detection signal) = (High, Low) , the interpolation processing (B) using the judder cancel MEDIUM (a percentage of interpolation images is 80%, two types of interpolation images) (FIG. 8) is executed.
When (the first pulldown detection signal, the second pulldown detection signal) = (Low, High) , the interpolation processing (C) using the judder cancel LOW (a percentage of interpolation images is 40%, two types of interpolation images) (FIG. 8) is carried out. When (the first pulldown detection signal, the second pulldown detection signal) = (Low, Low) , the interpolation processing (D) based on a motion vector detection result (a percentage of interpolation images is 20%, two types of interpolation images) (FIG. 8) is performed.
It can be said that the second application example is processing in which a degree of the interpolation processing is gradually associated as compared with the first application example. As explained above in detail, the interpolation processing module 12 and the control module 13 according to an embodiment of the present invention can execute the interpolation processing while gradually changing a percentage of the interpolation image signal or types of the interpolation images in accordance with results of the plurality of pulldown detection signals.
Therefore, when each of the first pulldown detection signal and the second pulldown detection signal is High where the certainty of a pulldown detection result can be considered to be very high, executing the interpolation processing while gradually changing a percentage of the interpolation image signal enables expressing a very smooth moving image.
On the other hand, when one of the first pulldown detection signal and the second pulldown detection signal is Low where the certainty of a pulldown detection result is considered to be low, since a percentage of the interpolation image signal is relatively low, the risk of collapse of an image can be avoided to some extent.
(Processing to Eliminate Erroneous Judgment in Pulldown Detection Module)
As another embodiment, a description will now be given as to processing of changing a reference value (an analog value) used for judgments in the 2-3 pulldown inter-filed correlation judgment circuit 54, the 2-3 pulldown inter-frame correlation judgment circuit 55, the 2-2 pulldown inter-field correlation judgment circuit 56, the 2-2 pulldown inter-frame correlation judgment circuit 57, the pattern detection 2-3 pulldown judgment circuit 58, and the pattern detection 2-2 pulldown judgment circuit 59 included in the pulldown detection module 21 based on an operation of the control module. It is to be noted that this reference value is a reference value (an analog value) which is used to judge whether a picture signal input to each of the circuits 54, 55, 56, 57, 58, and 59 is indicative of a still image or a moving image.
It can be considered that a detection result obtained by the pulldown detection module 51 included in the IP conversion module 15 is more accurate than a detection result obtained by the pulldown detection module 21 in the interpolation processing module 12. That is because a picture signal supplied to the IP conversion module 15 is not affected by image processing by, e.g., the noise reduction circuit 16, the sealer circuit 17, the image quality processing circuit 18, and others. Therefore, when a logical value of the first pulldown detection signal from the pulldown detection module 51 is, e.g., High, the control module 13 changes the reference value for each judgment circuit (the 2-3 pulldown inter-field correlation judgment circuit 54, the 2-3 pulldown inter-frame correlation judgment circuit 55, the 2-2 pulldown inter-field correlation judgment circuit 56, the 2-2 pulldown inter-frame correlation judgment circuit 57, the pattern detection 2-3 pulldown judgment circuit 58, and the pattern detection 2-2 pulldown judgment circuit 59) in the pulldown detection module 21.
It is to be noted that each of the 2-3 pulldown inter-field correlation judgment circuit 54, the 2-3 pulldown inter-frame correlation judgment circuit 55, the 2-2 pulldown feed detection circuit 56, and the 2-2 pulldown inter-frame correlation judgment circuit 57 judges whether a picture signal input thereto is indicative of a still image or a moving image based on a comparison with the reference value (an analog value) . Each of the 2-3 pulldown inter-field correlation judgment circuit 54, the 2-3 pulldown inter-frame correlation judgment circuit 55, the 2-2 pulldown feed detection circuit 56, and the 2-2 pulldown inter-frame correlation judgment circuit 57 detects a 2-2 pulldown signal or a 2-2 pulldown signal based on a judgment result. As a result, an accuracy of a detection result obtained by the pulldown detection module 21 can be further improved.
<Example of Structure of Picture Display Apparatus to which Interpolation Processing Apparatus according to Embodiment of Present Invention is Applied>
An example of a broadcast receiving apparatus to which the interpolation processing apparatus according to an embodiment of the present invention is applied will now be explained with reference to the drawings. FIG. 9 is a block diagram showing an example of a structure of a picture display apparatus utilizing the interpolation processing apparatus according to an embodiment of the present invention.
In a picture display apparatus 100, using the interpolation processing apparatus as the interpolation processing module 12 provided on the rear stage of the image processing module 11 is preferable.
(Structure and Operation of Picture Display Apparatus) An example of a structure of a picture display apparatus such as a digital television set that is an embodiment of the picture display apparatus to which the interpolation processing apparatus according to an embodiment of the present invention will now be explained hereinafter in detail with reference to the drawings . FIG. 9 is a block diagram showing an example of a structure of a picture display apparatus such as a digital television set that is an embodiment of the picture display apparatus to which the interpolation processing apparatus is applied. As shown in FIG. 9, the picture display apparatus 100 is, e.g., a television set, and a control module 130 is connected with respective modules through a data bus to control entire operations. The picture display apparatus 100 has an MPEG decoder module 116 constituting a playback side and the control module 130 that controls operations of an apparatus main body as main constituent elements.
The picture display apparatus 100 has a selector module 114 on an input side and a selector module 120 on an output side. A BS/CS/terrestrial digital tuner module 112 and a BS/terrestrial analog tuner module 113 are connected with the selector module 114 on the input side of the picture display apparatus 100. Further, a communication module 111 having, e.g., an LAN or a mail function is connected with the data bus.
The picture display apparatus 100 further includes a buffer module 115 that temporarily stores demodulation signals from the BS/CS/terrestrial digital tuner module 112. The picture display apparatus 100 includes a separation module 117 that separates packets as the stored demodulation signals in accordance with each type. The picture display apparatus 100 includes the MPEG decoder module 116 that performs MPEG decoding processing with respect to each picture/sound packet supplied from the separation module 117 and outputs a picture/sound signal. The picture display apparatus 100 includes an OSD (On Screen Display) superimposition module 134 that generates a picture signal on which, e.g., operation information is to be superimposed and superimposes information on the picture signal.
The picture display apparatus 100 further includes a sound processing module 118 that performs, e.g., amplification processing to a sound signal from the MPEG decoder module 116. The picture display apparatus 100 includes an image processing module 11 that receives a picture signal from the MPEG decoder module 116 and performs desired picture processing.
The picture display apparatus 100 includes the above-explained interpolation processing module 12 according to an embodiment of the present invention. The picture display apparatus 100 includes the OSD superimposition module 134. The picture display apparatus 100 includes the selector module 120 that selects output destinations of a sound signal and a picture signal. The picture display apparatus 100 includes a speaker module 121 that outputs sound in accordance with a sound signal from the sound processing module 118. The picture display apparatus 100 includes a display module 122 that is connected with the selector module 120 and displays a picture associated with a supplied picture signal in, e.g., a liquid crystal display screen. The picture display apparatus 100 has an interface module 123 that performs communication with an external device.
The picture display apparatus 100 further includes a storage module 135 that appropriately records, e.g., picture information from the BS/CS/terrestrial digital tuner module 112 and the BS/terrestrial analog tuner module 113. The picture display apparatus 100 includes an electronic program information processing module 136 that acquires electronic program information from, e.g., a broadcast signal to perform, e.g., screen display. The above-explained respective modules are connected with the control module 130 through the data bus. The picture display apparatus 100 further has an operation module 132 that is connected with the control module 130 through the data bus and accepts an operation of a user or an operation of a remote controller R and a display module 133 that displays an operation signal. Here, the remote controller R can perform substantially the same operation as that of the operation module 132 that is provided in a main body of the picture display apparatus 100, and can perform an operation over a tuner, various kinds of settings, and others.
In the picture display apparatus 100 having such a structure, a broadcast signal is input to, e.g., the BS/CS/terrestrial digital tuner module 112 through a receiving antenna, channel selection is performed in this module, a selected and demodulated demodulation signal having a packet format is separated into a packet in accordance with each type by the separation module 117, and a sound/picture packet is decoded by, e.g., the MPEG decoder module 116 to become a picture/sound signal which is supplied to the sound processing module 118 and the image processing module 11.
In regard to a supplied picture signal, the image processing module 11 progressively performs image processing, e.g., conversion with respect to an interlace signal by using, e.g., the IP conversion module 15, and the above-explained interpolation processing module 12 carries out gradual judder canceller processing in accordance with values of a plurality of pulldown detection signals. Furthermore, gradual interpolation frame processing is executed to provide a moving image with smooth movement, and a processed signal is supplied to the selector module 120.
The selector module 120 supplies a picture signal to, e.g., the display module 122 in accordance with a control signal of the control module 130, whereby a picture associated with the picture signal is displayed in the display module 122. Moreover, sound associated with a sound signal from the sound processing module 118 is output from the speaker module 121. Additionally, various kinds of operation information or subtitle information generated by the OSD superimposition module 27 is superimposed on a picture signal associated with a broadcast signal, and a corresponding picture is thereby displayed in the display module 122 through the image processing module 11.
As explained above, in the picture display apparatus 100, when the gradual judder canceller processing is executed in the interpolation processing module 12, more smooth movement can be provided without collapsing a moving image, thereby enabling natural moving image display.
Although persons skilled in the art can realize the present invention based on the above-explained various embodiments, the persons skilled in the art can readily conceive of various modifications of these embodiments and can apply them to the various embodiments without having inventive capabilities. Therefore, the present invention extends into a wide range that does not conflict with a disclosed principle and novel characteristics, and it is not restricted to the foregoing embodiments.
Industrial Applicability
According to the present invention, it is possible to provide the interpolation processing apparatus that more accurately detects pulldown detection signal and executes interpolation processing, the interpolation processing method, and the picture display apparatus.

Claims

C L A I M S
1. An interpolation processing apparatus comprising: a first pulldown detection module which receives a picture signal and outputs a first pulldown signal; a second pulldown detection module which receives the picture signal and outputs a second pulldown detection signal; a memory which stores the picture signal in a storage region and outputs a delayed picture signal; a motion vector detection module which compares the picture signal with the delayed picture signal to detect a motion vector; an interpolation image generation module which generates an interpolation image signal based on a detection result of the motion vector detection module and the picture signal and the delayed picture signal from the memory; and a conversion module which interpolates the interpolation image signal with respect to the picture signal based on detection results of the first pulldown detection signal and the second pulldown detection signal to output a converted picture signal.
2. The interpolation processing apparatus according to claim 1, wherein the second pulldown detection module receives the picture signal obtained after executing predetermined image processing with respect to the picture signal.
3. The interpolation processing apparatus according to claim 1, wherein the first pulldown detection module is a pulldown detection module included in an IP conversion circuit which receives the picture signal and executes IP conversion.
4. The interpolation processing apparatus according to claim 1, wherein the conversion module has : a first mode in which interpolation processing is executed by using the interpolation image signal in accordance with detection results of the first and second pulldown detection signals; and a second mode in which interpolation processing is executed while reducing a percentage of the interpolation image signal to be smaller than that in the first mode in accordance with detection results of the first and second pulldown detection signals.
5. The interpolation processing apparatus according to claim 1, wherein the conversion module has : a first mode in which interpolation processing is executed by using an interpolation image signal in accordance with detection results of the first and second pulldown detection signals; and a second mode in which interpolation processing is executed while reducing the number of types of interpolation image signals to be smaller than that in the first mode in accordance with detection results of the first and second pulldown detection signals.
6. The interpolation processing apparatus according to claim 1, wherein each of the first and second pulldown detection modules detects a 2-3 pulldown picture signal or a 2-2 pulldown picture signal from the picture signal.
7. The interpolation processing apparatus according to claim 1, wherein the conversion module converts the picture signal supplied thereto into a picture signal having a double or higher frequency and outputs the converted picture signal.
8. The interpolation processing apparatus according to claim 1, further comprising a judgment circuit for an inter-field difference signal or an inter-frame difference signal which is included in the second pulldown detection module, wherein the apparatus further has a control module which changes a reference value used for comparison processing of the judgment circuit in such a manner that a detection result of the first pulldown detection signal becomes equal to that of the second pulldown detection signal.
9. An interpolation image method comprising: receiving a picture signal and outputting a first pulldown detection signal; receiving the picture signal and outputting a second- pulldown detection signal; storing the picture signal in a storage region and outputting a delayed picture signal; comparing the picture signal with the delayed picture signal to detect a motion vector; generating an interpolation image signal based on a detection result of the motion vector, the picture signal, and the delayed picture signal; and interpolating the interpolation image signal with respect to the picture signal based on detection results of the first pulldown detection signal and the second pulldown detection signal.
10. A picture display apparatus comprising: a tuner module which receives a broadcast signal and outputs a picture signal; a first pulldown detection module which receives the picture signal from the tuner module and outputs a first pulldown detection signal; a second pulldown detection module which receives the picture signal and outputs a second pulldown detection signal; a delayed picture signal output module which stores the picture signal in a storage region and outputs a delayed picture signal; a motion vector detection module which compares the picture signal with the delayed picture signal to detect a motion vector; an interpolation image generation module which generates an interpolation image signal based on a detection result of the motion vector and the picture signal and the delayed picture signal from the memory; a conversion module which receives the first pulldown detection signal and the second pulldown detection signal, interpolates the interpolation image signal with respect to the picture signal based on detection results of the received signals, and outputs a converted picture signal; and a display module which displays a picture based on the converted picture signal supplied from the conversion module.
PCT/JP2008/066032 2007-12-26 2008-08-29 Interpolation processing apparatus, interpolation processing method, and picture display apparatus WO2009081627A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2007335284A JP2009159321A (en) 2007-12-26 2007-12-26 Interpolation processing apparatus, interpolation processing method, and picture display apparatus
JP2007-335284 2007-12-26

Publications (1)

Publication Number Publication Date
WO2009081627A1 true WO2009081627A1 (en) 2009-07-02

Family

ID=40800944

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2008/066032 WO2009081627A1 (en) 2007-12-26 2008-08-29 Interpolation processing apparatus, interpolation processing method, and picture display apparatus

Country Status (2)

Country Link
JP (1) JP2009159321A (en)
WO (1) WO2009081627A1 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5506550B2 (en) * 2010-06-03 2014-05-28 三菱電機株式会社 Video signal processing apparatus and method, and video signal display apparatus
WO2012137269A1 (en) * 2011-04-01 2012-10-11 パナソニック株式会社 Video signal frame rate conversion device and method, and video processing device using said frame rate conversion
US11722635B2 (en) 2021-06-22 2023-08-08 Samsung Electronics Co., Ltd. Processing device, electronic device, and method of outputting video

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002290927A (en) * 2001-03-27 2002-10-04 Toshiba Corp Circuit/method for discriminating film mode and successively scanning conversion television receiver
JP2005079872A (en) * 2003-08-29 2005-03-24 Sony Corp Video signal processing apparatus and method
JP2005167887A (en) * 2003-12-05 2005-06-23 Victor Co Of Japan Ltd Dynamic image format conversion apparatus and method
JP2006507747A (en) * 2002-11-26 2006-03-02 コーニンクレッカ　フィリップス　エレクトロニクス　エヌ　ヴィ Motion sequence pattern detection

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002290927A (en) * 2001-03-27 2002-10-04 Toshiba Corp Circuit/method for discriminating film mode and successively scanning conversion television receiver
JP2006507747A (en) * 2002-11-26 2006-03-02 コーニンクレッカ　フィリップス　エレクトロニクス　エヌ　ヴィ Motion sequence pattern detection
JP2005079872A (en) * 2003-08-29 2005-03-24 Sony Corp Video signal processing apparatus and method
JP2005167887A (en) * 2003-12-05 2005-06-23 Victor Co Of Japan Ltd Dynamic image format conversion apparatus and method

Also Published As

Publication number Publication date
JP2009159321A (en) 2009-07-16

Similar Documents

Publication Publication Date Title
US7450182B2 (en) Image display apparatus and picture quality correction
US8107007B2 (en) Image processing apparatus
EP2151996B1 (en) Image signal processing unit and method of processing image signal
US7705914B2 (en) Pull-down signal detection apparatus, pull-down signal detection method and progressive-scan conversion apparatus
US20050226529A1 (en) Signal processing apparatus and method, and command-sequence data structure
KR20070084235A (en) Device and method for synchronizing different parts of a digital service
EP2016765A2 (en) Shared memory multi video channel display apparatus and methods
US20070040943A1 (en) Digital noise reduction apparatus and method and video signal processing apparatus
US20080240617A1 (en) Interpolation frame generating apparatus, interpolation frame generating method, and broadcast receiving apparatus
US7626601B2 (en) Video signal processing apparatus and video signal processing method
US8154654B2 (en) Frame interpolation device, frame interpolation method and image display device
JP2009111936A (en) Video-image display device
US20070273789A1 (en) Pull-down signal detecting apparatus and pull-down signal detecting method and progressive scan converting apparatus and progressive scan converting method
JP2002057993A (en) Interlace.progressive converter, interlace.progressive conversion method and recording medium
KR100487396B1 (en) Digital TV system for supporting of film mode and method for the same
WO2009081627A1 (en) Interpolation processing apparatus, interpolation processing method, and picture display apparatus
WO2008032744A1 (en) Video processing device and video processing method
US7728908B2 (en) Pull-down signal detecting apparatus, pull-down signal detecting method, and interlace-progressive converter
JP2007074439A (en) Video processor
EP1562308A2 (en) Diversity receiver
WO2009081626A1 (en) Interpolation processing apparatus, interpolation processing method, and picture display apparatus
JP2005026885A (en) Television receiver and its control method
US20070296862A1 (en) Television receiving apparatus
JP3544198B2 (en) Video display device
JP2008099091A (en) Image processing method and television receiver

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 08864481

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 08864481

Country of ref document: EP

Kind code of ref document: A1