WO2009005234A3 - System and method for running multiple kernels - Google Patents
System and method for running multiple kernels Download PDFInfo
- Publication number
- WO2009005234A3 WO2009005234A3 PCT/KR2008/003519 KR2008003519W WO2009005234A3 WO 2009005234 A3 WO2009005234 A3 WO 2009005234A3 KR 2008003519 W KR2008003519 W KR 2008003519W WO 2009005234 A3 WO2009005234 A3 WO 2009005234A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- kernels
- hypervisor
- running multiple
- operating
- multiple kernels
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
- G06F9/5061—Partitioning or combining of resources
- G06F9/5077—Logical partitioning of resources; Management or configuration of virtualized resources
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/48—Program initiating; Program switching, e.g. by interrupt
- G06F9/4806—Task transfer initiation or dispatching
- G06F9/4812—Task transfer initiation or dispatching by interrupt, e.g. masked
- G06F9/4825—Interrupt from clock, e.g. time of day
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Executing Machine-Instructions (AREA)
- Storage Device Security (AREA)
- Hardware Redundancy (AREA)
- Stored Programmes (AREA)
Abstract
A system and a method for operating a plurality of kernels are provided. The system for operating a plurality of kernels includes: N (N is an integer exceeding 1) kernels ported for hardware; and a hypervisor that operates the N kernels so that the N kernels may be simultaneously executed by setting a timer for occurring a timer interrupt for alternately switching the N kernels and by controlling to transfer, if a timer interrupt occurs, a control right from a currently executing kernel to a predetermined next kernel among the N kernels. Therefore, a plurality of kernels can be simultaneously executed using the hypervisor.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020070065812A KR100930017B1 (en) | 2007-06-29 | 2007-06-29 | System and method for operating multiple kernels |
KR10-2007-0065812 | 2007-06-29 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2009005234A2 WO2009005234A2 (en) | 2009-01-08 |
WO2009005234A3 true WO2009005234A3 (en) | 2009-02-26 |
Family
ID=40226637
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/KR2008/003519 WO2009005234A2 (en) | 2007-06-29 | 2008-06-20 | System and method for running multiple kernels |
Country Status (2)
Country | Link |
---|---|
KR (1) | KR100930017B1 (en) |
WO (1) | WO2009005234A2 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101592916B1 (en) * | 2014-04-03 | 2016-02-18 | 오픈스택 주식회사 | Method of transferring data to multiple destinations in network with minimizing context switching and data copying between user space and kernel space |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5303369A (en) * | 1990-08-31 | 1994-04-12 | Texas Instruments Incorporated | Scheduling system for multiprocessor operating system |
JP2005018560A (en) * | 2003-06-27 | 2005-01-20 | Hitachi Ltd | Method for allocating and scheduling instruction processor, computer system implementing the method, and program therefor |
US20050097384A1 (en) * | 2003-10-20 | 2005-05-05 | Hitachi, Ltd. | Data processing system with fabric for sharing an I/O device between logical partitions |
US20050251806A1 (en) * | 2004-05-10 | 2005-11-10 | Auslander Marc A | Enhancement of real-time operating system functionality using a hypervisor |
US20070055830A1 (en) * | 2005-09-08 | 2007-03-08 | Brenner Larry B | Time slicing in a shared partition |
-
2007
- 2007-06-29 KR KR1020070065812A patent/KR100930017B1/en active IP Right Grant
-
2008
- 2008-06-20 WO PCT/KR2008/003519 patent/WO2009005234A2/en active Application Filing
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5303369A (en) * | 1990-08-31 | 1994-04-12 | Texas Instruments Incorporated | Scheduling system for multiprocessor operating system |
JP2005018560A (en) * | 2003-06-27 | 2005-01-20 | Hitachi Ltd | Method for allocating and scheduling instruction processor, computer system implementing the method, and program therefor |
US20050097384A1 (en) * | 2003-10-20 | 2005-05-05 | Hitachi, Ltd. | Data processing system with fabric for sharing an I/O device between logical partitions |
US20050251806A1 (en) * | 2004-05-10 | 2005-11-10 | Auslander Marc A | Enhancement of real-time operating system functionality using a hypervisor |
US20070055830A1 (en) * | 2005-09-08 | 2007-03-08 | Brenner Larry B | Time slicing in a shared partition |
Also Published As
Publication number | Publication date |
---|---|
KR100930017B1 (en) | 2009-12-07 |
WO2009005234A2 (en) | 2009-01-08 |
KR20090002462A (en) | 2009-01-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB2490823A (en) | A data processing apparatus and method for switching a workload between first and second processing circuitry | |
WO2008152790A1 (en) | Multiprocessor control device, multiprocessor control method, and multiprocessor control circuit | |
WO2009029643A3 (en) | Dynamic core switching | |
WO2008155797A1 (en) | Arithmetic unit | |
WO2007012794A3 (en) | Algebraic single instruction multiple data processing | |
WO2008003930A3 (en) | Techniques for program execution | |
WO2006045806A3 (en) | Method and device for controlling a computer system | |
WO2003054685A3 (en) | Configurable panel controller and flexible display interface | |
WO2006122700A3 (en) | Method for disabling a mobile device | |
MY160644A (en) | Controlling the Execution of Adjacent Instructions that are Dependent upon a Same Data Condition | |
WO2003102773A3 (en) | Architecture to support multiple concurrent execution contexts on a processor | |
SG150490A1 (en) | Virtual machine (vm) migration between processor architectures | |
WO2006018307A3 (en) | Operating systems | |
WO2008024175A3 (en) | Kernel fractionation system | |
WO2008011030A3 (en) | Tracking current time on multiprocessor hosts and virtual machines | |
WO2007001521A3 (en) | Real-time processor | |
WO2008030093A3 (en) | Data processing circuit with a plurality of instruction modes | |
WO2009034873A1 (en) | Game system, and game device and whole direction processor constituting the same | |
WO2013177347A3 (en) | Dynamically erectable computer system | |
WO2008054619A3 (en) | System and method for sharing atrusted platform module | |
TW200707297A (en) | Real-time embedded simple monitor method and computer product | |
WO2007047784A3 (en) | Shared interrupt control method and system for a digital signal processor | |
WO2009024884A3 (en) | System for providing fault tolerance for at least one micro controller unit | |
WO2008027566A3 (en) | Multi-sequence control for a data parallel system | |
WO2007002381A3 (en) | Multi-channel ldpc decoder architecture |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 08766479 Country of ref document: EP Kind code of ref document: A2 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 08766479 Country of ref document: EP Kind code of ref document: A2 |