WO2008155839A1 - 命令処理装置 - Google Patents

命令処理装置 Download PDF

Info

Publication number
WO2008155839A1
WO2008155839A1 PCT/JP2007/062425 JP2007062425W WO2008155839A1 WO 2008155839 A1 WO2008155839 A1 WO 2008155839A1 JP 2007062425 W JP2007062425 W JP 2007062425W WO 2008155839 A1 WO2008155839 A1 WO 2008155839A1
Authority
WO
WIPO (PCT)
Prior art keywords
instruction
instructions
decoding part
execution pipeline
decoded
Prior art date
Application number
PCT/JP2007/062425
Other languages
English (en)
French (fr)
Inventor
Toshio Yoshida
Original Assignee
Fujitsu Limited
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Limited filed Critical Fujitsu Limited
Priority to PCT/JP2007/062425 priority Critical patent/WO2008155839A1/ja
Priority to EP07767263A priority patent/EP2169538A4/en
Priority to JP2009520193A priority patent/JP5093237B2/ja
Publication of WO2008155839A1 publication Critical patent/WO2008155839A1/ja
Priority to US12/654,311 priority patent/US20100106945A1/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3851—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution from multiple instruction streams, e.g. multistreaming
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/3004—Arrangements for executing specific machine instructions to perform operations on memory
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30076—Arrangements for executing specific machine instructions to perform miscellaneous control operations, e.g. NOP
    • G06F9/30087—Synchronisation or serialisation instructions
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3802—Instruction prefetching
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3818—Decoding for concurrent execution
    • G06F9/382—Pipelined decoding, e.g. using predecoding
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3838—Dependency mechanisms, e.g. register scoreboarding

Abstract

　本発明は、一時には１つのスレッドについて複数の命令を同時に保持してその保持している命令を解読するデコード部１０９と、デコード部１０９で解読された命令の処理を実行する、互いに異なるスレッドに属する複数の命令それぞれが表す処理を同時に実行可能な実行パイプライン２２０と、デコード部１０９によって解読済の命令を受け取り実行パイプライン２２０に渡す、その解読済の命令が、シンク属性の命令である場合には、その命令が実行可能な条件が整うまで保持した後で実行パイプライン２２０に渡すリザベーションステーション２１０と、デコード部１０９よりも前に簡易な解読によってその命令がシンク属性の命令であるか否かを確認するプリデコード部１０８と、シンク属性の命令よりも後続の命令についてはデコード部１０９への投入を中断して保持する命令バッファ１０４とを備えた。
PCT/JP2007/062425 2007-06-20 2007-06-20 命令処理装置 WO2008155839A1 (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
PCT/JP2007/062425 WO2008155839A1 (ja) 2007-06-20 2007-06-20 命令処理装置
EP07767263A EP2169538A4 (en) 2007-06-20 2007-06-20 INSTRUCTION PROCESSOR
JP2009520193A JP5093237B2 (ja) 2007-06-20 2007-06-20 命令処理装置
US12/654,311 US20100106945A1 (en) 2007-06-20 2009-12-16 Instruction processing apparatus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/JP2007/062425 WO2008155839A1 (ja) 2007-06-20 2007-06-20 命令処理装置

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US12/654,311 Continuation US20100106945A1 (en) 2007-06-20 2009-12-16 Instruction processing apparatus

Publications (1)

Publication Number Publication Date
WO2008155839A1 true WO2008155839A1 (ja) 2008-12-24

Family

ID=40156005

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2007/062425 WO2008155839A1 (ja) 2007-06-20 2007-06-20 命令処理装置

Country Status (4)

Country Link
US (1) US20100106945A1 (ja)
EP (1) EP2169538A4 (ja)
JP (1) JP5093237B2 (ja)
WO (1) WO2008155839A1 (ja)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2020027616A (ja) * 2018-08-10 2020-02-20 北京百度网▲訊▼科技有限公司Ｂｅｉｊｉｎｇ Ｂａｉｄｕ Ｎｅｔｃｏｍ Ｓｃｉｅｎｃｅ Ａｎｄ Ｔｅｃｈｎｏｌｏｇｙ Ｃｏ．，Ｌｔｄ． コマンド実行方法及び装置

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8984511B2 (en) * 2012-03-29 2015-03-17 Advanced Micro Devices, Inc. Visibility ordering in a memory model for a unified computing system

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07175649A (ja) * 1993-12-16 1995-07-14 Nippon Steel Corp プロセッサ
US20050273583A1 (en) * 2004-06-02 2005-12-08 Paul Caprioli Method and apparatus for enforcing membar instruction semantics in an execute-ahead processor

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2908598B2 (ja) * 1991-06-06 1999-06-21 松下電器産業株式会社 情報処理装置
US5337415A (en) * 1992-12-04 1994-08-09 Hewlett-Packard Company Predecoding instructions for supercalar dependency indicating simultaneous execution for increased operating frequency
TW260765B (ja) * 1994-03-31 1995-10-21 Ibm
TW353732B (en) * 1994-03-31 1999-03-01 Ibm Processing system and method of operation
US6694425B1 (en) * 2000-05-04 2004-02-17 International Business Machines Corporation Selective flush of shared and other pipeline stages in a multithread processor
US7310722B2 (en) * 2003-12-18 2007-12-18 Nvidia Corporation Across-thread out of order instruction dispatch in a multithreaded graphics processor
US7237094B2 (en) * 2004-10-14 2007-06-26 International Business Machines Corporation Instruction group formation and mechanism for SMT dispatch
US7664936B2 (en) * 2005-02-04 2010-02-16 Mips Technologies, Inc. Prioritizing thread selection partly based on stall likelihood providing status information of instruction operand register usage at pipeline stages
US7254697B2 (en) * 2005-02-11 2007-08-07 International Business Machines Corporation Method and apparatus for dynamic modification of microprocessor instruction group at dispatch
US7266674B2 (en) * 2005-02-24 2007-09-04 Microsoft Corporation Programmable delayed dispatch in a multi-threaded pipeline
US7953959B2 (en) * 2005-06-15 2011-05-31 Panasonic Corporation Processor

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07175649A (ja) * 1993-12-16 1995-07-14 Nippon Steel Corp プロセッサ
US20050273583A1 (en) * 2004-06-02 2005-12-08 Paul Caprioli Method and apparatus for enforcing membar instruction semantics in an execute-ahead processor

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
"SPARC JPS1 Implementation Supp lement: Fujitsu SPARC64 V, edition 1.0", FUJITSU LTD., 1 July 2002 (2002-07-01), pages 55 - 56, XP003023940 *

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2020027616A (ja) * 2018-08-10 2020-02-20 北京百度网▲訊▼科技有限公司Ｂｅｉｊｉｎｇ Ｂａｉｄｕ Ｎｅｔｃｏｍ Ｓｃｉｅｎｃｅ Ａｎｄ Ｔｅｃｈｎｏｌｏｇｙ Ｃｏ．，Ｌｔｄ． コマンド実行方法及び装置
JP7012689B2 (ja) 2018-08-10 2022-01-28 北京百度网▲訊▼科技有限公司 コマンド実行方法及び装置
US11422817B2 (en) 2018-08-10 2022-08-23 Kunlunxin Technology (Beijing) Company Limited Method and apparatus for executing instructions including a blocking instruction generated in response to determining that there is data dependence between instructions

Also Published As

Publication number Publication date
US20100106945A1 (en) 2010-04-29
JPWO2008155839A1 (ja) 2010-08-26
EP2169538A4 (en) 2010-12-01
EP2169538A1 (en) 2010-03-31
JP5093237B2 (ja) 2012-12-12

Similar Documents

Publication Publication Date Title
WO2008127623A3 (en) Parallel runtime execution on multiple processors
WO2010107774A3 (en) Real-time multithreaded scheduler and scheduling method
WO2006083543A3 (en) Multithreading processor including thread scheduler based on instruction stall likelihood prediction
TW200604940A (en) Multithreaded processor with multiple concurrent pipelines per thread
TW201714103A (en) Application scheduling in heterogeneous multiprocessor computing platforms for maximal predicted performance gains
GB2494331A (en) Hardware assist thread
WO2011087590A3 (en) Synchronizing simd vectors
ATE463787T1 (de) Ausführung bedingter befehle durch emissärs- befehle zur bedingungsevaluierung
WO2015153121A8 (en) A data processing apparatus and method for executing a stream of instructions out of order with respect to original program order
WO2011046895A3 (en) Interrupt masking for multi-core processors
GB201210975D0 (en) A multi-threaded processor
WO2013188123A3 (en) Loop buffer packing
GB201304555D0 (en) Execute at commit state update instructions,apparatus,methods and systems
GB2436501A (en) Multithreading microprocessor with the optimized thread scheduler for increasing pepeline utilization efficiency
GB2485682A (en) Mapping of computer threads onto heterogeneous resources
GB2517876A (en) Branch Prediction Preloading
CA2533741A1 (en) Programmable delayed dispatch in a multi-threaded pipeline
SG126073A1 (en) Real-time control apparatus having a multi-thread processor
US20120166777A1 (en) Method and apparatus for switching threads
WO2009133354A3 (en) System for providing trace data in a data processor having a pipelined architecture
MX2016012532A (es) Instruccion de inicio de ejecucion virtual para distribuir multiples subprocesos en una computadora.
WO2012099757A3 (en) Delayed image decoding
WO2012139067A3 (en) Messaging interruptible blocking wait with serialization
WO2013144734A3 (en) Instruction merging optimization
WO2012082661A3 (en) Instruction optimization

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 07767263

Country of ref document: EP

Kind code of ref document: A1

ENP Entry into the national phase

Ref document number: 2009520193

Country of ref document: JP

Kind code of ref document: A

WWE Wipo information: entry into national phase

Ref document number: 2007767263

Country of ref document: EP

NENP Non-entry into the national phase

Ref country code: DE