WO2008132569A1 - Method for transferring an epitaxial layer - Google Patents

Method for transferring an epitaxial layer Download PDF

Info

Publication number
WO2008132569A1
WO2008132569A1 PCT/IB2008/000967 IB2008000967W WO2008132569A1 WO 2008132569 A1 WO2008132569 A1 WO 2008132569A1 IB 2008000967 W IB2008000967 W IB 2008000967W WO 2008132569 A1 WO2008132569 A1 WO 2008132569A1
Authority
WO
WIPO (PCT)
Prior art keywords
intermediate layer
layer
epitaxial layer
production method
melting temperature
Prior art date
Application number
PCT/IB2008/000967
Other languages
French (fr)
Inventor
Yves-Matthieu Le Vaillant
Original Assignee
S.O.I.Tec Silicon On Insulator Technologies
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by S.O.I.Tec Silicon On Insulator Technologies filed Critical S.O.I.Tec Silicon On Insulator Technologies
Priority to US12/528,573 priority Critical patent/US7981768B2/en
Priority to JP2010504889A priority patent/JP5380429B2/en
Priority to CN2008800066321A priority patent/CN101636833B/en
Priority to EP08737488A priority patent/EP2140488A1/en
Priority to KR1020097018793A priority patent/KR101527063B1/en
Publication of WO2008132569A1 publication Critical patent/WO2008132569A1/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/324—Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/20—Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/20—Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy
    • H01L21/2003—Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy characterised by the substrate
    • H01L21/2007—Bonding of semiconductor wafers to insulating substrates or to semiconducting substrates using an intermediate insulating layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02367—Substrates
    • H01L21/0237—Materials
    • H01L21/02373—Group 14 semiconducting materials
    • H01L21/02381—Silicon, silicon germanium, germanium
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02367—Substrates
    • H01L21/0237—Materials
    • H01L21/0242—Crystalline insulating materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02436—Intermediate layers between substrates and deposited layers
    • H01L21/02439—Materials
    • H01L21/02441—Group 14 semiconducting materials
    • H01L21/0245—Silicon, silicon germanium, germanium
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02436—Intermediate layers between substrates and deposited layers
    • H01L21/02439—Materials
    • H01L21/02455—Group 13/15 materials
    • H01L21/02458—Nitrides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02521—Materials
    • H01L21/02538—Group 13/15 materials
    • H01L21/0254—Nitrides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02521—Materials
    • H01L21/02538—Group 13/15 materials
    • H01L21/02546—Arsenides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02656—Special treatments
    • H01L21/02664—Aftertreatments

Definitions

  • the present invention relates to a method for producing an epitaxial layer able to be implemented in fabrication of semiconductor structures and in particular in fabrication of SOI (Silicon On Insulator) or more generally SeOI (Semiconductor On Insulator) structures for electronics, microelectronics or optoelectronics applications.
  • SOI Silicon On Insulator
  • SeOI Semiconductor On Insulator
  • the epitaxial layer can first of all be formed on a donor substrate and then be transferred onto a receiver substrate or support substrate.
  • This method of fabrication can in particular be implemented using the SmartCutTM technology.
  • An example of implementation of the SmartCutTM technology is described in the document US 5,374,564 or in the article by AJ. Aubreton-Herve et al. entitled “Why can Smart- Cut change the future of microelectronics?”, Int. Journal of High Speed Electronics and Systems, Vol.10, NoI, 2000, p.131-146.
  • the SmartCutTM technology is a technology widely used in numerous applications. However, in certain particular cases, it may be interesting to be able to use another transfer technology, in particular to limit the risks of damaging certain circuits when transfer is performed by implantation.
  • the object of the invention is to propose a method for producing an epitaxial layer whereby the epitaxial layer can be detached from the donor substrate after formation thereof.
  • the invention relates to a method for producing an epitaxial layer comprising:
  • the melting temperature of the intermediate layer being lower than the melting temperature of the epitaxial layer
  • Formation between the donor substrate and the epitaxial layer of an intermediate layer having a lower melting temperature than the melting temperature of the epitaxial layer thus enables the epitaxial layer to be detached from the substrate by melting of the intermediate layer.
  • thermal treatment is applied at a temperature comprised between the melting temperature of the intermediate layer and the melting temperature of the epitaxial layer. This thermal treatment leads to the intermediate layer melting without damaging the epitaxial layer.
  • the donor substrate can advantageously be reused for producing a new epitaxial layer, for example according to the production method according to the invention.
  • the method according to the invention further comprises a bonding step of the epitaxial layer to a support substrate.
  • the method according to the invention thus enables a structure to be produced by transfer of an epitaxial layer from a donor substrate onto a receiver substrate or support substrate.
  • Such a method can advantageously be used for producing heterostructures (for example of SeOI type) for electronics, microelectronics or optoelectronics applications.
  • the method according to the invention is characterized in that the support substrate to which the epitaxial layer is bonded comprises an oxide layer at its surface.
  • the method according to the invention thereby advantageously enables SeOI structures to be fabricated.
  • the bonding step of the method according to the invention is performed by molecular bonding.
  • other types of bonding can be implemented during the bonding step of the method according to the invention, such as for example anodic or eutectic bonding, or adhesive bonding.
  • mechanical separating forces can further be applied at the same time as the thermal treatment. Such separating forces enable the epitaxial layer to be detached more easily and more quickly from the donor substrate.
  • the bonding step according to the invention can be followed by a thermal treatment step of strengthening the bonding interface.
  • the method according to the invention further comprises a removal step of the remainder of intermediate layer remaining on the detached epitaxial layer.
  • the intermediate layer is formed by epitaxy on the donor substrate.
  • the intermediate layer and the donor substrate are formed from a SeOI structure.
  • the intermediate layer and the epitaxial layer are formed from silicon-germanium, the intermediate layer being formed with a higher germanium concentration than that of the epitaxial layer so that the melting temperature of the intermediate layer is lower than the melting temperature of the epitaxial layer.
  • the epitaxial layer and intermediate layer can advantageously be formed by alloys of the same elements (for example in this embodiment from silicon-germanium) taken in different concentrations to enable melting of the intermediate layer.
  • the melting temperature of silicon-germanium being a decreasing function of the germanium concentration according to Stohr and Klemm's calculations, the germanium concentration in the intermediate layer must be greater than the germanium concentration in the epitaxial layer.
  • the donor substrate and intermediate layer are formed from silicon-germanium, the germanium concentration in the intermediate layer being greater than the germanium concentration in the donor substrate;
  • the epitaxial layer is formed by growth of a strained silicon (sSI) layer on said intermediate layer.
  • sSI strained silicon
  • At least one spacer layer is formed between the donor substrate and the intermediate layer and/or between the intermediate layer and the epitaxial layer.
  • the donor substrate is formed from silicon covered with a silicon dioxide layer
  • the intermediate layer is formed from germanium
  • the epitaxial layer is formed from gallium arsenide.
  • the donor substrate is formed from sapphire
  • the intermediate layer is formed from indium nitride (InN);
  • the epitaxial layer is formed from gallium nitride (GaN). '
  • IA to IE are schematic cross-sectional views showing production of an epitaxial layer according to an embodiment of the invention.
  • FIG. 2 is a flowchart of the steps implemented in figures IA to IE according to an embodiment of the invention
  • - a schematic cross-sectional view (b) of a structure obtained during the fabrication step of the production method according to the invention according to a particular embodiment in which the substrate and intermediate layer are formed from silicon-germanium, and the epitaxial layer is formed by growth of strained silicon on the intermediate layer; and - a graph (a) representing the germanium concentration in each of the layers of the structure;
  • FIG. 5 represents a schematic cross-sectional view of a structure fabricated during the fabrication step of the production method according to the invention leading after the detachment step to a gallium arsenide on insulator (AsGaOI) structure, in a particular embodiment of the invention;
  • AsGaOI gallium arsenide on insulator
  • FIG. 6A and 6B show application of shearing forces (translational movements) applied in the plane of the intermediate layer at the same time as thermal treatment during detachment of the epitaxial layer, in a particular embodiment of the invention.
  • the object of the present invention is to produce an epitaxial layer and applies in this respect to fabrication of numerous semiconducting mate ⁇ al structures.
  • the epitaxial layer produced during the production method of the invention can be detached on its own (for example self-supported layer) or after transfer onto a support substrate depending on the applications involved.
  • the invention has a privileged but non-exhaustive application in fabrication of heterostructures such as SeOI (Semiconductor On Insulator) structures, such as for example gallium arsenide on insulator (AsGaOI) structures, gallium nitride on insulator (GaNOI) structures, strained silicon on insulator (sSOI) structures, and so on.
  • SeOI semiconductor On Insulator
  • GaOI gallium arsenide on insulator
  • GaNOI gallium nitride on insulator
  • SOI strained silicon on insulator
  • the principle of the invention consists in forming an intermediate layer between a donor substrate and an epitaxial layer the melting temperature of which intermediate layer is lower than the melting temperature of the epitaxial layer.
  • Applying a thermal treatment to the structure obtained structure comprising the substrate, intermediate layer and epitaxial layer
  • the thermal treatment is performed at a temperature comprised between the melting temperature of the epitaxial layer and the melting temperature of the intermediate layer.
  • a method for producing an epitaxial layer according to the invention will now be described in a particular embodiment with reference to figures IA to IE and 2.
  • a donor substrate 1 is first of all considered (figure IA).
  • This substrate can be of any type, for example a monocrystalline silicon substrate, a silicon-germanium substrate, etc.
  • donor substrate 1 is a monocrystalline sapphire substrate.
  • Other examples of donor substrate will be described further on with reference to figures 3, 4 and 5.
  • an intermediate layer 2 is formed by epitaxial growth on donor substrate 1.
  • the epitaxy technique implemented for epitaxial growth of intermediate layer 2 can be of various kinds. Thus, for example, it may involve epitaxy by Chemical Vapor Deposition (CVD), Metallo-Organic Chemical Vapor Deposition (MOCVD), Hybrid Vapor Phase Epitaxy (HVPE) or Molecular Beam Epitaxy (MBE).
  • CVD Chemical Vapor Deposition
  • MOCVD Metallo-Organic Chemical Vapor Deposition
  • HVPE Hybrid Vapor Phase Epitaxy
  • MBE Molecular Beam Epitaxy
  • a gallium nitride (GaN) layer is formed by epitaxial growth on intermediate layer 2 of indium nitride.
  • the GaN layer thus obtained is an epitaxial layer 3 in the sense of the invention.
  • the epitaxy technique implemented can in particular be of the CVD,
  • MOCVD MOCVD, HVPE or MBE type.
  • the first two steps Sl and S2 enable a structure 10 to be fabricated (figure IB) comprising a donor substrate 1, an intermediate layer 2 and an epitaxial layer 3.
  • intermediate layer 2 has a lower melting temperature Tf( 2 ) than melting temperature Tf( 3 ) of epitaxial layer 3.
  • Intermediate layer 2 can be obtained by other techniques than epitaxial growth.
  • intermediate layer 2 and donor substrate 1 of structure 10 are formed from a SeOI structure.
  • Intermediate layer 2 is thus formed by the top layer of the SeOI structure, whereas donor substrate 1 is thus formed by the layer of silicon covered with silicon dioxide.
  • This SeOI structure was for example obtained during a previous layer transfer process implementing the SmartCutTM technology. It is chosen such that melting temperature Tf( 2) of intermediate layer 2 is lower than melting temperature Tf( 3 ) of epitaxial layer 3.
  • a support substrate 5 is bonded by molecular bonding to structure 10.
  • support substrate 5 is a silicon substrate covered by an oxide layer 4 (silicon dioxide in this case).
  • an insulator layer is formed on structure 10. This insulator layer in particular ensures that good quality bonding is achieved.
  • an insulator layer is formed both on support substrate 5 and on structure 10. The principle of adhesion by molecular bonding is well known as such and will not be described in greater detail here. As a reminder, adhesion by molecular bonding is based on bringing two surfaces into close contact, i.e.
  • bonding step S3 Other types of bonding can be implemented in the bonding step S3.
  • anodic bonding, eutectic bonding or adhesive bonding provided that the adhesive or eutectics, and in general manner the bonding used, can withstand a temperature in the region of the melting temperature of intermediate layer 2.
  • the one skilled in the art can refer to the article by S. Farrens et al. entitled “Chip manufacturers look to wafer-bonding technology", Compound Semiconductor Magazine, vol.8, issue 8, September 2002, for further details on these different bonding techniques.
  • detachment of epitaxial layer 3 from donor substrate 1 is performed by applying thermal treatment in a step S4.
  • This thermal treatment is performed at a temperature T comprised between melting temperature Tf( 2) of intermediate layer 2 and melting temperature Tf ⁇ ) of epitaxial layer 3.
  • temperature T is taken around or slightly above melting temperature Tf (2 ) of intermediate layer 2 so as to bring about melting of intermediate layer 2 without however causing melting of epitaxial layer 3 or damage to epitaxial layer 3.
  • This thermal treatment advantageously further strengthens the bonding interface of the two surfaces placed in close contact during adhesion step S3 by molecular bonding (here epitaxial layer 3 and insulator layer 4).
  • This strengthening step by application of thermal treatment is in fact generally necessary when adhesion by molecular bonding is performed and is compatible with the production method according to the invention.
  • strengthening of the bonding interface can be implemented following step S3 and before step S4 in an annealing step performed at a lower temperature than the melting temperature of the intermediate layer.
  • step S4 Melting of intermediate layer 2 caused by application of thermal treatment in step S4 enables epitaxial layer 3 to be detached from donor substrate 1 at the level of intermediate layer 2 in a step S5 (figure ID).
  • detachment of epitaxial layer 3 is facilitated by application of mechanical separating forces at the same time as the thermal treatment is performed in step S4.
  • Such mechanical separating forces are preferably shearing forces applied in the plane of intermediate layer 2.
  • Application of shearing forces at the same time as the thermal treatment is performed can be implemented by means of gripping tools or means comprising electrostatic plates made from materials such as silicon carbide (SiC) or aluminium nitride (AlN) covered with suitable coatings enabling a good gripping force to be exerted on both sides of structure 11.
  • the two electrostatic plates are then animated with movements that oppose one another, thereby creating a detachment stress at the level of melted intermediate layer 2 leading to detachment of epitaxial layer 3 from donor substrate 1.
  • Such movements are for example rotational movements along an axis perpendicular to intermediate layer 2 or translational movements as represented in figures 6A and 6B.
  • the electrostatic plates can further be provided with heating means to heat structure 11 to a higher temperature than the melting temperature of intermediate layer 2 to perform detachment of epitaxial layer 3.
  • structure 11 on each side whereof the electrostatic plates are arranged can be placed in an enclosure heated to a higher temperature than the melting temperature of intermediate layer 2.
  • steps S4 and S 5 can be performed under high pressure.
  • the use of high pressure can enable phase change (i.e. melting) of the intermediate layer by applying thermal treatment at a lower temperature than the melting temperature of the intermediate layer.
  • these steps can be performed in an autoclave.
  • Step S5 of detachment of epitaxial layer 3 from donor substrate 1 is then followed by a cleaning step S6 of detached epitaxial layer 3 (figure IE).
  • This step consists in removing remainder 6 of intermediate layer remaining at the surface of detached epitaxial layer 3.
  • a gallium nitride on insulator (GaNOI) structure 12 is thereby obtained.
  • donor substrate 1 is also obtained. After its surface has been cleaned, donor substrate 1 can be reused for example in a new implementation of the production method according to the invention.
  • Bonding step S3 of structure 10 onto a support substrate 5 is optional.
  • a support substrate 5 is in fact not bonded to epitaxial layer 3.
  • the production method according to the invention then continues directly, after step S2 of formation of epitaxial layer 3, with detachment of epitaxial layer 3 only, implementing previously described steps S4, S5 and S6.
  • a structure 310 fabricated according to the previously described fabrication step of the production method according to the invention (step grouping previously described steps Sl and S2) is now described with reference to figure 3.
  • Structure 310 represented in figure 3 (b) comprises a substrate 31, an epitaxial layer 33 and an intermediate layer 32 between substrate 31 and epitaxial layer 33. It further comprises a spacer layer 31' between substrate 31 and intermediate layer 32.
  • the different layers of structure 310 are formed from alloys of identical elements (i.e. silicon germanium alloys here) but in which the concentrations of the constitutive elements are different. These concentrations are chosen such that the melting temperature Tf( 32 ) of intermediate layer 32 is lower than the melting temperature Tf( 33 ) of epitaxial layer 33.
  • - substrate 31 is a SiGe layer having a germanium concentration increasing from 0 to 20%;
  • - intermediate layer 32 is a SiGe layer having a germanium concentration equal to 60%; - epitaxial layer 32 is a SiGe layer having a germanium concentration equal to 20%.
  • a silicon germanium spacer layer 31' with a germanium concentration equal to 20% is inserted between donor substrate 31 and intermediate layer 32.
  • This spacer layer 31' moreover enables donor substrate 31 to be moved away from intermediate layer 32 and to be preserved during melting to be able to reuse it for example for a new implementation of the method according to the invention.
  • a structure 310 can be fabricated comprising an intermediate layer 32 and an epitaxial layer 33 having different germanium concentrations from those considered in figure 3 (a).
  • the germanium concentration in intermediate layer 32 must be greater than the germanium concentration in epitaxial layer 33 to guarantee the constraint on the melting temperatures of these two layers according to the invention.
  • melting temperatures Tf( 32 ) and Tf( 33 ) of the intermediate and epitaxial layers respectively it is preferable for melting temperatures Tf( 32 ) and Tf( 33 ) of the intermediate and epitaxial layers respectively not to be too similar.
  • the germanium concentration of intermediate layer 32 is therefore preferably chosen such that the corresponding liquidus temperature is lower than the solidus temperature of the neighbouring layers, and in particular of epitaxial layer 33. This enables intermediate layer 32 to be completely melted without damaging the adjacent layers which will therefore not have started melting.
  • a difference of germanium concentration of about 40% enables this condition to be fulfilled.
  • the germanium concentration in intermediate layer 32 is 60% whereas the germanium concentration in epitaxial layer 33 is 20% thereby guaranteeing a difference of 158°C between the two melting temperatures for melting temperatures of more than 1000°C.
  • FIG. 4 (b) represents a schematic cross-sectional view of a structure 410 in another particular embodiment of the invention.
  • structure 410 fabricated in the fabrication step of the production method according to the invention comprises a donor substrate 41, an intermediate layer 42, an epitaxial layer 43 and two spacer layers 41' and 42' respectively between donor substrate 41 and intermediate layer 42 and between intermediate layer 42 and epitaxial layer 43.
  • - donor substrate 41 is formed by silicon germanium with a concentration increasing from O to 20%;
  • - intermediate layer ' 42 is a silicon germanium layer with a germanium concentration equal to 60%;
  • spacer layers 41' and 42' are silicon germanium layers with a germanium concentration equal to 20%. These spacer layers have the role of stabilizing the lattice parameters of the different layers of structure 410.
  • sSI strained silicon
  • this structure 410 for example enables a strained silicon on insulator (sSOI) structure to be obtained.
  • structure 510 comprises:
  • Structure 510 fabricated in this way is then bonded onto a silicon support substrate 55 covered with a layer 54 of silicon dioxide SiO 2 . After detachment, a gallium arsenide on insulator (AsGaOI) structure is obtained.
  • AsGaOI gallium arsenide on insulator
  • gallium arsenide epitaxial layer 53 is a layer with a thickness of a few hundred microns (e.g. 400 microns) formed by epitaxy on intermediate layer 52. This layer is sufficiently thick for a self-supported substrate to be produced.
  • detachment of epitaxial layer 53 is performed directly (without a preliminary step of bonding on a support substrate) by melting of intermediate layer 52.
  • the method according to the invention thus advantageously enables a self-supported AsGa substrate to be produced.
  • the production method according to the invention enables a self-supported epitaxial layer to be produced on a support substrate.
  • the production method according to the invention constitutes a method for transferring an epitaxial layer onto a support substrate.
  • the production method according to the invention can be associated with other complementary treatments, not described here but known to persons skilled in the art, usually associated with a method for transferring an epitaxial layer onto a support substrate (for example with the SmartCutTM method). It can therefore, in this respect, enable transfer of certain pattern layers, transfer of quantum well layers or of quantum wires, or transfer of printed circuits.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Recrystallisation Techniques (AREA)

Abstract

A method for producing an epitaxial layer (3) comprising: a fabrication step of a structure (10) comprising: formation of an intermediate layer (2) on a donor substrate (1); and formation (S2) of the epitaxial layer (3) on the intermediate layer (2) by epitaxy; the melting temperature of the intermediate layer (2) being lower than the melting temperature of the epitaxial layer (3); and a detachment step (S5) of the epitaxial layer (3) from the donor substrate (1) by applying at least one thermal treatment, said thermal treatment being performed at a temperature comprised between the melting temperature of the intermediate layer (2) and the melting temperature of the epitaxial layer (3).

Description

Method for transferring an epitaxial layer.
Background of the invention
The present invention relates to a method for producing an epitaxial layer able to be implemented in fabrication of semiconductor structures and in particular in fabrication of SOI (Silicon On Insulator) or more generally SeOI (Semiconductor On Insulator) structures for electronics, microelectronics or optoelectronics applications.
In well-known manner, during fabrication of SeOI structures, the epitaxial layer can first of all be formed on a donor substrate and then be transferred onto a receiver substrate or support substrate. This method of fabrication can in particular be implemented using the SmartCut™ technology. An example of implementation of the SmartCut™ technology is described in the document US 5,374,564 or in the article by AJ. Aubreton-Herve et al. entitled "Why can Smart- Cut change the future of microelectronics?", Int. Journal of High Speed Electronics and Systems, Vol.10, NoI, 2000, p.131-146. The SmartCut™ technology is a technology widely used in numerous applications. However, in certain particular cases, it may be interesting to be able to use another transfer technology, in particular to limit the risks of damaging certain circuits when transfer is performed by implantation.
Summary of the invention
The object of the invention is to propose a method for producing an epitaxial layer whereby the epitaxial layer can be detached from the donor substrate after formation thereof.
For this purpose, the invention relates to a method for producing an epitaxial layer comprising:
- a fabrication step of a structure comprising:
- formation of an intermediate layer on a donor substrate; and
- formation of the epitaxial layer on the intermediate layer by epitaxy; the melting temperature of the intermediate layer being lower than the melting temperature of the epitaxial layer; and
- a detachment step of the epitaxial layer from the donor substrate by applying at least one thermal treatment, this thermal treatment being performed at a temperature comprised between the melting temperature of the intermediate layer and the melting temperature of the epitaxial layer.
Formation between the donor substrate and the epitaxial layer of an intermediate layer having a lower melting temperature than the melting temperature of the epitaxial layer thus enables the epitaxial layer to be detached from the substrate by melting of the intermediate layer. For this purpose, thermal treatment is applied at a temperature comprised between the melting temperature of the intermediate layer and the melting temperature of the epitaxial layer. This thermal treatment leads to the intermediate layer melting without damaging the epitaxial layer.
Furthermore, following the detachment step, after the remainder of the intermediate layer located at its surface has been removed, the donor substrate can advantageously be reused for producing a new epitaxial layer, for example according to the production method according to the invention. In a particular embodiment,' after the fabrication step and before the detachment step, the method according to the invention further comprises a bonding step of the epitaxial layer to a support substrate.
The method according to the invention thus enables a structure to be produced by transfer of an epitaxial layer from a donor substrate onto a receiver substrate or support substrate. Such a method can advantageously be used for producing heterostructures (for example of SeOI type) for electronics, microelectronics or optoelectronics applications.
In a particular embodiment, the method according to the invention is characterized in that the support substrate to which the epitaxial layer is bonded comprises an oxide layer at its surface.
The method according to the invention thereby advantageously enables SeOI structures to be fabricated.
In a particular embodiment, the bonding step of the method according to the invention is performed by molecular bonding. As an alternative, other types of bonding can be implemented during the bonding step of the method according to the invention, such as for example anodic or eutectic bonding, or adhesive bonding.
During the detachment step of the method according to the invention, mechanical separating forces can further be applied at the same time as the thermal treatment. Such separating forces enable the epitaxial layer to be detached more easily and more quickly from the donor substrate.
The bonding step according to the invention can be followed by a thermal treatment step of strengthening the bonding interface. In a particular embodiment, the method according to the invention further comprises a removal step of the remainder of intermediate layer remaining on the detached epitaxial layer.
In another particular embodiment, during the fabrication step of the method according to the invention, the intermediate layer is formed by epitaxy on the donor substrate.
According to one feature of the invention, during the fabrication step of the method according to the invention, the intermediate layer and the donor substrate are formed from a SeOI structure.
According to another feature of the invention, during the fabrication step of the method according to the invention, the intermediate layer and the epitaxial layer are formed from silicon-germanium, the intermediate layer being formed with a higher germanium concentration than that of the epitaxial layer so that the melting temperature of the intermediate layer is lower than the melting temperature of the epitaxial layer. Thus, in simple manner, the epitaxial layer and intermediate layer can advantageously be formed by alloys of the same elements (for example in this embodiment from silicon-germanium) taken in different concentrations to enable melting of the intermediate layer. The melting temperature of silicon-germanium being a decreasing function of the germanium concentration according to Stohr and Klemm's calculations, the germanium concentration in the intermediate layer must be greater than the germanium concentration in the epitaxial layer.
In a particular embodiment, during the fabrication step of the production method according to the invention:
- the donor substrate and intermediate layer are formed from silicon-germanium, the germanium concentration in the intermediate layer being greater than the germanium concentration in the donor substrate; and
- the epitaxial layer is formed by growth of a strained silicon (sSI) layer on said intermediate layer.
According to one feature of the invention, during the fabrication step of the production method according to the invention, at least one spacer layer is formed between the donor substrate and the intermediate layer and/or between the intermediate layer and the epitaxial layer.
In another particular embodiment, during the fabrication step of the production method according to the invention: - the donor substrate is formed from silicon covered with a silicon dioxide layer;
- the intermediate layer is formed from germanium; and
- the epitaxial layer is formed from gallium arsenide.
In yet another particular embodiment, during the fabrication step of the production method according to the invention: - the donor substrate is formed from sapphire;
- the intermediate layer is formed from indium nitride (InN); and
- the epitaxial layer is formed from gallium nitride (GaN). '
Brief description of the figures
The features and advantages of the present invention will become more clearly apparent from the following description, given for non-restrictive example purposes only with regard to the accompanying drawings in which:
- figures IA to IE are schematic cross-sectional views showing production of an epitaxial layer according to an embodiment of the invention;
- figure 2 is a flowchart of the steps implemented in figures IA to IE according to an embodiment of the invention;
- figure 3 represents facing one another:
- a schematic cross-sectional view (b) of a structure obtained during the fabrication step of the production method according to the invention according to, a. particular embodiment in which the different layers are formed from silicon-germanium, and
- a graph (a) representing the germanium concentration in each of the layers of the structure; - figure 4 represents facing one another:
- a schematic cross-sectional view (b) of a structure obtained during the fabrication step of the production method according to the invention according to a particular embodiment in which the substrate and intermediate layer are formed from silicon-germanium, and the epitaxial layer is formed by growth of strained silicon on the intermediate layer; and - a graph (a) representing the germanium concentration in each of the layers of the structure;
- figure 5 represents a schematic cross-sectional view of a structure fabricated during the fabrication step of the production method according to the invention leading after the detachment step to a gallium arsenide on insulator (AsGaOI) structure, in a particular embodiment of the invention;
- figures 6A and 6B show application of shearing forces (translational movements) applied in the plane of the intermediate layer at the same time as thermal treatment during detachment of the epitaxial layer, in a particular embodiment of the invention.
Detailed description of embodiments of the invention
The object of the present invention is to produce an epitaxial layer and applies in this respect to fabrication of numerous semiconducting mateπal structures. The epitaxial layer produced during the production method of the invention can be detached on its own (for example self-supported layer) or after transfer onto a support substrate depending on the applications involved.
Thus, the invention has a privileged but non-exhaustive application in fabrication of heterostructures such as SeOI (Semiconductor On Insulator) structures, such as for example gallium arsenide on insulator (AsGaOI) structures, gallium nitride on insulator (GaNOI) structures, strained silicon on insulator (sSOI) structures, and so on.
The principle of the invention consists in forming an intermediate layer between a donor substrate and an epitaxial layer the melting temperature of which intermediate layer is lower than the melting temperature of the epitaxial layer. Applying a thermal treatment to the structure obtained (structure comprising the substrate, intermediate layer and epitaxial layer) enables the intermediate layer to be made to melt and the epitaxial layer to be detached from the substrate at the level of the melted intermediate layer. To enable the intermediate layer to melt without damaging the epitaxial layer, the thermal treatment is performed at a temperature comprised between the melting temperature of the epitaxial layer and the melting temperature of the intermediate layer.
A method for producing an epitaxial layer according to the invention will now be described in a particular embodiment with reference to figures IA to IE and 2. A donor substrate 1 is first of all considered (figure IA). This substrate can be of any type, for example a monocrystalline silicon substrate, a silicon-germanium substrate, etc. In the example described here, it is assumed that donor substrate 1 is a monocrystalline sapphire substrate. Other examples of donor substrate will be described further on with reference to figures 3, 4 and 5.
During a first step Sl (figure IA), an intermediate layer 2 is formed by epitaxial growth on donor substrate 1. The epitaxy technique implemented for epitaxial growth of intermediate layer 2 can be of various kinds. Thus, for example, it may involve epitaxy by Chemical Vapor Deposition (CVD), Metallo-Organic Chemical Vapor Deposition (MOCVD), Hybrid Vapor Phase Epitaxy (HVPE) or Molecular Beam Epitaxy (MBE).
In the example described here, intermediate layer 2 is a layer formed from indium nitride (InN). Its melting temperature Tf(2) is equal to Tf(2)=1373°C.
In a step S2 (figure IB), a gallium nitride (GaN) layer is formed by epitaxial growth on intermediate layer 2 of indium nitride. The GaN layer thus obtained is an epitaxial layer 3 in the sense of the invention. In the same way as for step Sl, the epitaxy technique implemented can in particular be of the CVD,
MOCVD, HVPE or MBE type.
The melting temperature Tf(3) of epitaxial layer 3 is equal to Tf(3)=2500°C.
Thus, the first two steps Sl and S2 enable a structure 10 to be fabricated (figure IB) comprising a donor substrate 1, an intermediate layer 2 and an epitaxial layer 3. According to the invention, intermediate layer 2 has a lower melting temperature Tf(2) than melting temperature Tf(3) of epitaxial layer 3. Intermediate layer 2 can be obtained by other techniques than epitaxial growth. Thus, in another embodiment of the invention, intermediate layer 2 and donor substrate 1 of structure 10 are formed from a SeOI structure. Intermediate layer 2 is thus formed by the top layer of the SeOI structure, whereas donor substrate 1 is thus formed by the layer of silicon covered with silicon dioxide. This SeOI structure was for example obtained during a previous layer transfer process implementing the SmartCut™ technology. It is chosen such that melting temperature Tf(2) of intermediate layer 2 is lower than melting temperature Tf(3) of epitaxial layer 3.
During a step S3 (figure 1C), a support substrate 5 is bonded by molecular bonding to structure 10. In the example described here, support substrate 5 is a silicon substrate covered by an oxide layer 4 (silicon dioxide in this case). In another embodiment of the invention, an insulator layer is formed on structure 10. This insulator layer in particular ensures that good quality bonding is achieved. As an alternative embodiment, an insulator layer is formed both on support substrate 5 and on structure 10. The principle of adhesion by molecular bonding is well known as such and will not be described in greater detail here. As a reminder, adhesion by molecular bonding is based on bringing two surfaces into close contact, i.e. without the use of a specific material (adhesive, glue, wax, low melting temperature metal, etc.) the attractive forces between the two surfaces being strong enough to result in molecular bonding (bonding induced by the set of attractive forces (Van der Waals forces) involving electronic interaction between atoms and molecules of the two surfaces to be bonded).
Other types of bonding can be implemented in the bonding step S3. Let us mention for example anodic bonding, eutectic bonding or adhesive bonding, provided that the adhesive or eutectics, and in general manner the bonding used, can withstand a temperature in the region of the melting temperature of intermediate layer 2. The one skilled in the art can refer to the article by S. Farrens et al. entitled "Chip manufacturers look to wafer-bonding technology", Compound Semiconductor Magazine, vol.8, issue 8, September 2002, for further details on these different bonding techniques.
Following bonding step S3, detachment of epitaxial layer 3 from donor substrate 1 is performed by applying thermal treatment in a step S4. This thermal treatment is performed at a temperature T comprised between melting temperature Tf(2) of intermediate layer 2 and melting temperature Tfø) of epitaxial layer 3. In the example described here, temperature T is taken around or slightly above melting temperature Tf(2) of intermediate layer 2 so as to bring about melting of intermediate layer 2 without however causing melting of epitaxial layer 3 or damage to epitaxial layer 3. •
This thermal treatment advantageously further strengthens the bonding interface of the two surfaces placed in close contact during adhesion step S3 by molecular bonding (here epitaxial layer 3 and insulator layer 4). This strengthening step by application of thermal treatment is in fact generally necessary when adhesion by molecular bonding is performed and is compatible with the production method according to the invention. As an alternative embodiment, strengthening of the bonding interface can be implemented following step S3 and before step S4 in an annealing step performed at a lower temperature than the melting temperature of the intermediate layer.
Melting of intermediate layer 2 caused by application of thermal treatment in step S4 enables epitaxial layer 3 to be detached from donor substrate 1 at the level of intermediate layer 2 in a step S5 (figure ID).
In the example described here, detachment of epitaxial layer 3 is facilitated by application of mechanical separating forces at the same time as the thermal treatment is performed in step S4. Such mechanical separating forces are preferably shearing forces applied in the plane of intermediate layer 2. Application of shearing forces at the same time as the thermal treatment is performed can be implemented by means of gripping tools or means comprising electrostatic plates made from materials such as silicon carbide (SiC) or aluminium nitride (AlN) covered with suitable coatings enabling a good gripping force to be exerted on both sides of structure 11. The two electrostatic plates are then animated with movements that oppose one another, thereby creating a detachment stress at the level of melted intermediate layer 2 leading to detachment of epitaxial layer 3 from donor substrate 1. Such movements are for example rotational movements along an axis perpendicular to intermediate layer 2 or translational movements as represented in figures 6A and 6B. The electrostatic plates can further be provided with heating means to heat structure 11 to a higher temperature than the melting temperature of intermediate layer 2 to perform detachment of epitaxial layer 3. As an alternative, structure 11 on each side whereof the electrostatic plates are arranged can be placed in an enclosure heated to a higher temperature than the melting temperature of intermediate layer 2.
Other types of mechanical separating forces can be applied at the same time as the thermal treatment. Thus, document US 2004/0166653 presents gripping means whereby mechanical separating forces can be exerted in a plane perpendicular to intermediate layer 2. In another embodiment of the invention, steps S4 and S 5 can be performed under high pressure. The use of high pressure can enable phase change (i.e. melting) of the intermediate layer by applying thermal treatment at a lower temperature than the melting temperature of the intermediate layer. For example, these steps can be performed in an autoclave. Step S5 of detachment of epitaxial layer 3 from donor substrate 1 is then followed by a cleaning step S6 of detached epitaxial layer 3 (figure IE). This step consists in removing remainder 6 of intermediate layer remaining at the surface of detached epitaxial layer 3. In the example described here, a gallium nitride on insulator (GaNOI) structure 12 is thereby obtained.
Furthermore, during detachment step S5, in addition to structure 12 comprising detached epitaxial layer 3, donor substrate 1 is also obtained. After its surface has been cleaned, donor substrate 1 can be reused for example in a new implementation of the production method according to the invention.
Bonding step S3 of structure 10 onto a support substrate 5 is optional. In another embodiment of the invention, a support substrate 5 is in fact not bonded to epitaxial layer 3. The production method according to the invention then continues directly, after step S2 of formation of epitaxial layer 3, with detachment of epitaxial layer 3 only, implementing previously described steps S4, S5 and S6.
A structure 310 fabricated according to the previously described fabrication step of the production method according to the invention (step grouping previously described steps Sl and S2) is now described with reference to figure 3.
Structure 310 represented in figure 3 (b) comprises a substrate 31, an epitaxial layer 33 and an intermediate layer 32 between substrate 31 and epitaxial layer 33. It further comprises a spacer layer 31' between substrate 31 and intermediate layer 32. In this embodiment, the different layers of structure 310 are formed from alloys of identical elements (i.e. silicon germanium alloys here) but in which the concentrations of the constitutive elements are different. These concentrations are chosen such that the melting temperature Tf(32) of intermediate layer 32 is lower than the melting temperature Tf(33) of epitaxial layer 33. Thus, as represented in figure 3 (a):
- substrate 31 is a SiGe layer having a germanium concentration increasing from 0 to 20%;
- intermediate layer 32 is a SiGe layer having a germanium concentration equal to 60%; - epitaxial layer 32 is a SiGe layer having a germanium concentration equal to 20%. The thickness of intermediate layer 32 is about 150 A. According to H. Stohr and W. Klemm's calculations (Z. Anorg. Allgem. Chem. 241, 1954, 305), the melting temperature of silicon germanium is given in degrees Celsius (°C) by: Tf(x) = 1412-80JC-395JC2 (Eq.l) where x designates the germanium concentration in the silicon germanium. The melting temperature of silicon germanium is therefore a decreasing function of the germanium concentration: it can therefore be observed that by increasing the germanium concentration in silicon germanium layer, the melting temperature of the layer is reduced. Consequently, in structure 310 represented in figure 3, the melting temperature of intermediate layer 32 (Tf(32)=1222°C) is lower than the melting temperature of epitaxial layer 33 (Tf(33)=1380°C).
In this structure 310, to keep the lattice parameter, a silicon germanium spacer layer 31' with a germanium concentration equal to 20% is inserted between donor substrate 31 and intermediate layer 32. This spacer layer 31' moreover enables donor substrate 31 to be moved away from intermediate layer 32 and to be preserved during melting to be able to reuse it for example for a new implementation of the method according to the invention.
In this way, according to the equation (Eq.1 ), a structure 310 can be fabricated comprising an intermediate layer 32 and an epitaxial layer 33 having different germanium concentrations from those considered in figure 3 (a). The germanium concentration in intermediate layer 32 must be greater than the germanium concentration in epitaxial layer 33 to guarantee the constraint on the melting temperatures of these two layers according to the invention. However, in order not to damage epitaxial layer 33 when thermal treatment is applied at temperature T, it is preferable for melting temperatures Tf(32) and Tf(33) of the intermediate and epitaxial layers respectively not to be too similar. The germanium concentration of intermediate layer 32 is therefore preferably chosen such that the corresponding liquidus temperature is lower than the solidus temperature of the neighbouring layers, and in particular of epitaxial layer 33. This enables intermediate layer 32 to be completely melted without damaging the adjacent layers which will therefore not have started melting.
A difference of germanium concentration of about 40% enables this condition to be fulfilled. Thus for example in figure 3 (a), the germanium concentration in intermediate layer 32 is 60% whereas the germanium concentration in epitaxial layer 33 is 20% thereby guaranteeing a difference of 158°C between the two melting temperatures for melting temperatures of more than 1000°C.
As an alternative, other alloys can be considered for fabrication of structure 310. The concentrations of elements in the alloys forming the different layers of structure 310 have to be chosen such that melting temperature Tf(32) of intermediate layer 32 is lower than melting temperature Tf(33) of epitaxial layer 33. Figure 4 (b) represents a schematic cross-sectional view of a structure 410 in another particular embodiment of the invention. In figure 4 (b), structure 410 fabricated in the fabrication step of the production method according to the invention comprises a donor substrate 41, an intermediate layer 42, an epitaxial layer 43 and two spacer layers 41' and 42' respectively between donor substrate 41 and intermediate layer 42 and between intermediate layer 42 and epitaxial layer 43.
As represented in figure 4 (a):
- donor substrate 41 is formed by silicon germanium with a concentration increasing from O to 20%;
- intermediate layer ' 42 is a silicon germanium layer with a germanium concentration equal to 60%;
- spacer layers 41' and 42' are silicon germanium layers with a germanium concentration equal to 20%. These spacer layers have the role of stabilizing the lattice parameters of the different layers of structure 410.
•The thickness of intermediate layer 42 is about 150 A. Epitaxial layer 43 is a strained silicon (sSI) layer formed by epitaxial growth on intermediate layer 42' of silicon germanium. Its melting temperature is equal to Tf(43)=1412°C. As seen before, the melting temperature of intermediate layer 42 is equal to Tf(42)=1222°C and is therefore lower than the melting temperature Tf(43) of epitaxial layer 43.
By means of the production method according to the invention, this structure 410 for example enables a strained silicon on insulator (sSOI) structure to be obtained. In the example described with reference to figure 5, structure 510 comprises:
- a silicon donor substrate 51 covered by a silicon dioxide layer;
- a germanium intermediate layer 52 whose melting temperature Tf(52)=937°C. Germanium intermediate layer 52 is the top layer of a GeOI structure; - a gallium arsenide epitaxial layer 53 formed by pseudomorphic epitaxy on intermediate layer 52 and having a melting temperature Tf(53)=l 2400C. Structure 510 fabricated in this way is then bonded onto a silicon support substrate 55 covered with a layer 54 of silicon dioxide SiO2. After detachment, a gallium arsenide on insulator (AsGaOI) structure is obtained. As an alternative, it is now assumed that, in the above-mentioned structure 510, gallium arsenide epitaxial layer 53 is a layer with a thickness of a few hundred microns (e.g. 400 microns) formed by epitaxy on intermediate layer 52. This layer is sufficiently thick for a self-supported substrate to be produced. For this, detachment of epitaxial layer 53 is performed directly (without a preliminary step of bonding on a support substrate) by melting of intermediate layer 52. The method according to the invention thus advantageously enables a self-supported AsGa substrate to be produced. As described above, the production method according to the invention enables a self-supported epitaxial layer to be produced on a support substrate. In the latter embodiment, the production method according to the invention constitutes a method for transferring an epitaxial layer onto a support substrate. Thus, the production method according to the invention can be associated with other complementary treatments, not described here but known to persons skilled in the art, usually associated with a method for transferring an epitaxial layer onto a support substrate (for example with the SmartCut™ method). It can therefore, in this respect, enable transfer of certain pattern layers, transfer of quantum well layers or of quantum wires, or transfer of printed circuits.

Claims

1. A method for producing an epitaxial layer (3;33;43;53) comprising:
- a fabrication step of a structure (10;310;410;510) comprising: - formation (Sl) of an intermediate layer (2;32;42;52) on a donor substrate (1;31;41;51); and - formation (S2) of the epitaxial layer (3;33;43;53) on the intermediate layer (2;32;42;52) by epitaxy; the melting temperature (Tf(32);Tf(42)) of the intermediate layer (2;32;42;52) being lower than the melting temperature (Tf(33);Tf(43)) of the epitaxial layer (3;33;43;53); and
- a detachment step (S5) of the epitaxial layer (3;33;43;53) from the donor substrate (1 ;31 ;41;51) by applying (S4) at least one thermal treatment to the structure obtained (10; 310; 410; 510), this thermal treatment being performed at a temperature comprised between the melting temperature (Tf(32);Tf(42)) of the intermediate layer (2;32;42;52) and the melting temperature (Tf(33);Tf(43)) of the epitaxial layer (3;33;43;53).
2. The production method according to claim 1 , characterized in that, after the fabrication step and before the detachment step (S5), it further comprises a bonding step (S3) of the epitaxial layer (3;33;43;53) to a support substrate (5;55).
3. The production method according to claim 2, characterized in that the support substrate (5;55) to which the epitaxial layer (3;53) is bonded comprises an oxide layer (4;54) at its surface.
4. The production method according to claim 2 or 3, characterized in that the bonding step (S3) is performed by molecular bonding.
5. The production method according to any one of claims 1 to 4, characterized in that, in the detachment step (S4), mechanical separating forces are applied at the same time as the thermal treatment.
6. The production method according to any one of claims 2 to 5, characterized in that the bonding step (S3) is followed by a thermal treatment step of strengthening the bonding interface.
7. The production method according to any one of claims 1 to 6, characterized in that it further comprises a removal step (S6) of the remainder (6) of intermediate layer (2) remaining on the detached epitaxial layer (3).
8. The production method according to any one of claims 1 to 7, characterized in that, during the fabrication step (S2), the intermediate layer (2) is formed by epitaxy on the donor substrate (1).
9. The production method according to any one of claims 1 to 7, characterized in that, during the fabrication step, the intermediate layer (52) and donor substrate (51 ) are formed from a SeOI structure.
10. The production method according to any one of claims 1 to 7, characterized in that, during the fabrication step, the intermediate layer (42) and epitaxial layer (43) are formed from silicon-germanium, the intermediate layer (42) being formed with a higher germanium concentration than that of the epitaxial layer (43) so that the melting temperature (Tf(42)) of the intermediate layer (42) is lower than the melting temperature (Tf(43)) of the epitaxial layer (43).
11. The production method according to any one of claims 1 to 7, characterized in that, during the fabrication step:
- the donor substrate (31) and intermediate layer (32) are formed from silicon- germanium, the germanium concentration in the intermediate layer being greater than the germanium concentration in the donor substrate; and that - the epitaxial layer (33) is formed by growth of a strained silicon (sSI) layer on said intermediate layer (32).
12. The production method according to one of claims 10 or 11, characterized in that, during the fabrication step, at least one spacer layer (3r;41';42') is formed between the donor substrate (31';41') and the intermediate layer (42') and/or between the intermediate layer (32;42) and,the epitaxial layer (33;43).
13. The production method according to any one of claims 1 to 7, characterized in that, during the fabrication step:
- the donor substrate (51) is formed from silicon covered with a silicon dioxide layer;
- the intermediate layer (52) is formed from germanium; and
- the epitaxial layer (53) is formed from gallium arsenide.
14. The production method according to any one of claims 1 to 7, characterized in that, during the fabrication step:
- the donor substrate (1) is formed from sapphire;
- the intermediate layer (2) is formed from indium nitride (InN); and - the epitaxial layer (3) is formed from gallium nitride (GaN).
PCT/IB2008/000967 2007-04-27 2008-04-15 Method for transferring an epitaxial layer WO2008132569A1 (en)

Priority Applications (5)

Application Number Priority Date Filing Date Title
US12/528,573 US7981768B2 (en) 2007-04-27 2008-04-15 Method for transferring an epitaxial layer
JP2010504889A JP5380429B2 (en) 2007-04-27 2008-04-15 Method for moving an epitaxial layer
CN2008800066321A CN101636833B (en) 2007-04-27 2008-04-15 Method for transferring an epitaxial layer
EP08737488A EP2140488A1 (en) 2007-04-27 2008-04-15 Method for transferring an epitaxial layer
KR1020097018793A KR101527063B1 (en) 2007-04-27 2008-04-15 Method for transferring an epitaxial layer

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FRFR0754777 2007-04-27
FR0754777A FR2915625B1 (en) 2007-04-27 2007-04-27 METHOD OF TRANSFERRING AN EPITAXIAL LAYER

Publications (1)

Publication Number Publication Date
WO2008132569A1 true WO2008132569A1 (en) 2008-11-06

Family

ID=39212207

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/IB2008/000967 WO2008132569A1 (en) 2007-04-27 2008-04-15 Method for transferring an epitaxial layer

Country Status (7)

Country Link
US (1) US7981768B2 (en)
EP (1) EP2140488A1 (en)
JP (1) JP5380429B2 (en)
KR (1) KR101527063B1 (en)
CN (1) CN101636833B (en)
FR (1) FR2915625B1 (en)
WO (1) WO2008132569A1 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2467935A (en) * 2009-02-19 2010-08-25 Iqe Silicon Compounds Ltd A method of forming a film of GaAs and germanium materials
US9548218B2 (en) 2012-02-07 2017-01-17 The Regents Of The University Of Michigan Thermal surface treatment for reuse of wafers after epitaxial lift off

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8492325B2 (en) 2010-03-01 2013-07-23 The Procter & Gamble Company Dual-usage liquid laundry detergents comprising a silicone anti-foam
DE102010046215B4 (en) 2010-09-21 2019-01-03 Infineon Technologies Austria Ag Semiconductor body with strained region, electronic component and a method for producing the semiconductor body.
US9257339B2 (en) * 2012-05-04 2016-02-09 Silicon Genesis Corporation Techniques for forming optoelectronic devices
CN103839976A (en) * 2012-11-27 2014-06-04 中国科学院微电子研究所 Gallium arsenide substrate structure on silicon-based insulator and preparation method thereof
US9064789B2 (en) 2013-08-12 2015-06-23 International Business Machines Corporation Bonded epitaxial oxide structures for compound semiconductor on silicon substrates
JP2015065241A (en) * 2013-09-24 2015-04-09 ルネサスエレクトロニクス株式会社 Method of manufacturing semiconductor device and semiconductor device
DE102013020693A1 (en) * 2013-12-04 2015-06-11 Siltectra Gmbh Method for producing large-area solid-state layers
CN108598218B (en) * 2018-04-26 2020-08-11 上海空间电源研究所 Epitaxial layer rigid-flexible substrate inorganic bonding transfer method
CN109545999B (en) * 2018-11-21 2021-05-04 京东方科技集团股份有限公司 Manufacturing method of initial display device and flexible display panel
CN111893566A (en) * 2020-07-21 2020-11-06 璨隆科技发展有限公司 Preparation method of gallium nitride crystal

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0858110A1 (en) * 1996-08-27 1998-08-12 Seiko Epson Corporation Separating method, method for transferring thin film device, thin film device, thin film integrated circuit device, and liquid crystal display device manufactured by using the transferring method
US6210479B1 (en) * 1999-02-26 2001-04-03 International Business Machines Corporation Product and process for forming a semiconductor structure on a host substrate
US20020168864A1 (en) * 2001-04-04 2002-11-14 Zhiyuan Cheng Method for semiconductor device fabrication
US20020182839A1 (en) * 2001-04-13 2002-12-05 Matsushita Electric Industrial Co., Ltd. Method for fabricating group III nitride semiconductor substrate
US6559075B1 (en) * 1996-10-01 2003-05-06 Siemens Aktiengesellschaft Method of separating two layers of material from one another and electronic components produced using this process
JP2006287166A (en) * 2005-04-05 2006-10-19 Advanced Lcd Technologies Development Center Co Ltd Semiconductor device holder, separating method of semiconductor device and display apparatus

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2681472B1 (en) 1991-09-18 1993-10-29 Commissariat Energie Atomique PROCESS FOR PRODUCING THIN FILMS OF SEMICONDUCTOR MATERIAL.
JP3112106B2 (en) * 1991-10-11 2000-11-27 キヤノン株式会社 Manufacturing method of semiconductor substrate
JP2002110949A (en) * 2000-09-28 2002-04-12 Canon Inc Heat treatment method of soi and its manufacturing method
JP3803606B2 (en) * 2001-04-13 2006-08-02 松下電器産業株式会社 Method for manufacturing group III nitride semiconductor substrate
EP1605505B1 (en) * 2004-06-11 2008-04-23 S.O.I.TEC. Silicon on Insulator Technologies S.A. Method for manufacturing a material compound wafer
JP2006344865A (en) * 2005-06-10 2006-12-21 Toyoko Kagaku Co Ltd Soi substrate and method of manufacturing same
US7608471B2 (en) * 2005-08-09 2009-10-27 Avago Technologies General Ip (Singapore) Pte. Ltd. Method and apparatus for integrating III-V semiconductor devices into silicon processes

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0858110A1 (en) * 1996-08-27 1998-08-12 Seiko Epson Corporation Separating method, method for transferring thin film device, thin film device, thin film integrated circuit device, and liquid crystal display device manufactured by using the transferring method
US6559075B1 (en) * 1996-10-01 2003-05-06 Siemens Aktiengesellschaft Method of separating two layers of material from one another and electronic components produced using this process
US6210479B1 (en) * 1999-02-26 2001-04-03 International Business Machines Corporation Product and process for forming a semiconductor structure on a host substrate
US20020168864A1 (en) * 2001-04-04 2002-11-14 Zhiyuan Cheng Method for semiconductor device fabrication
US20020182839A1 (en) * 2001-04-13 2002-12-05 Matsushita Electric Industrial Co., Ltd. Method for fabricating group III nitride semiconductor substrate
JP2006287166A (en) * 2005-04-05 2006-10-19 Advanced Lcd Technologies Development Center Co Ltd Semiconductor device holder, separating method of semiconductor device and display apparatus

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
E.P. DONOVAN ET AL.: "Heat of crystallization and melting point of amorphous silicon", APPLIED PHYSICS LETTERS, vol. 42, no. 8, 15 April 1983 (1983-04-15), pages 698 - 700, XP002475236 *

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2467935A (en) * 2009-02-19 2010-08-25 Iqe Silicon Compounds Ltd A method of forming a film of GaAs and germanium materials
GB2467935B (en) * 2009-02-19 2013-10-30 Iqe Silicon Compounds Ltd Formation of thin layers of GaAs and germanium materials
US9048289B2 (en) 2009-02-19 2015-06-02 Iqe Silicon Compounds Limited Formation of thin layers of semiconductor materials
US9548218B2 (en) 2012-02-07 2017-01-17 The Regents Of The University Of Michigan Thermal surface treatment for reuse of wafers after epitaxial lift off

Also Published As

Publication number Publication date
CN101636833B (en) 2011-06-08
KR101527063B1 (en) 2015-06-08
US20110008948A1 (en) 2011-01-13
CN101636833A (en) 2010-01-27
EP2140488A1 (en) 2010-01-06
JP5380429B2 (en) 2014-01-08
JP2010525599A (en) 2010-07-22
US7981768B2 (en) 2011-07-19
KR20100014953A (en) 2010-02-11
FR2915625B1 (en) 2009-10-02
FR2915625A1 (en) 2008-10-31

Similar Documents

Publication Publication Date Title
US7981768B2 (en) Method for transferring an epitaxial layer
KR100805469B1 (en) Method for making a substrate in particular for optics, electronics or optoelectronics and resulting substrate
KR100746182B1 (en) A method for manufacturing compound material wafers
KR100855083B1 (en) Method for making a stacked structure comprising a thin film adhering to a target substrate
US8564019B2 (en) Heterostructures comprising crystalline strain relaxation layers
KR20080078679A (en) Method for the manufacture of substrates, in particular for the optical, electronic or optoelectronic areas, and the substrate obtained in accordance with the said method
US7968911B2 (en) Relaxation of a strained layer using a molten layer
EP2151856A1 (en) Relaxation of strained layers
JP2012084897A (en) Method of detaching thin film at moderate temperature after co-implantation
EP2324493B1 (en) Relaxation of strained layers
CN109585615B (en) Method for stripping gallium nitride epitaxial layer from substrate
WO2010103356A1 (en) Adaptation of the lattice parameter of a layer of strained material
KR100951839B1 (en) Method of producing a hetero-structure comprising at least one thick layer of semiconductor material
US10242915B2 (en) Method for transferring at least one thin film
JP2016508291A (en) Low temperature layer transfer method for manufacturing multilayer semiconductor devices
JPH0963951A (en) Manufacture of semiconductor substrate and manufacture of semiconductor device

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 200880006632.1

Country of ref document: CN

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 08737488

Country of ref document: EP

Kind code of ref document: A1

WWE Wipo information: entry into national phase

Ref document number: 12528573

Country of ref document: US

WWE Wipo information: entry into national phase

Ref document number: 1020097018793

Country of ref document: KR

WWE Wipo information: entry into national phase

Ref document number: 2008737488

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 2010504889

Country of ref document: JP

NENP Non-entry into the national phase

Ref country code: DE