WO2008121976A3 - Method to fabricate iii-n semiconductor devices on the n-face of layers which are grown in the iii-face direction using wafer bonding and substrate removal - Google Patents

Method to fabricate iii-n semiconductor devices on the n-face of layers which are grown in the iii-face direction using wafer bonding and substrate removal Download PDF

Info

Publication number
WO2008121976A3
WO2008121976A3 PCT/US2008/058931 US2008058931W WO2008121976A3 WO 2008121976 A3 WO2008121976 A3 WO 2008121976A3 US 2008058931 W US2008058931 W US 2008058931W WO 2008121976 A3 WO2008121976 A3 WO 2008121976A3
Authority
WO
WIPO (PCT)
Prior art keywords
face
iii
layers
semiconductor devices
grown
Prior art date
Application number
PCT/US2008/058931
Other languages
French (fr)
Other versions
WO2008121976A2 (en
Inventor
Umesh Kumar Mishra
Lee S. Mccarthy
Chang Soo Suh
Siddharth Rajan
Original Assignee
The Regents Of The University Of California
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by The Regents Of The University Of California filed Critical The Regents Of The University Of California
Publication of WO2008121976A2 publication Critical patent/WO2008121976A2/en
Publication of WO2008121976A3 publication Critical patent/WO2008121976A3/en

Links

Classifications

    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B29/00Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
    • C30B29/10Inorganic compounds or compositions
    • C30B29/40AIIIBV compounds wherein A is B, Al, Ga, In or Tl and B is N, P, As, Sb or Bi
    • C30B29/403AIII-nitrides
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B29/00Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
    • C30B29/10Inorganic compounds or compositions
    • C30B29/40AIIIBV compounds wherein A is B, Al, Ga, In or Tl and B is N, P, As, Sb or Bi
    • C30B29/403AIII-nitrides
    • C30B29/406Gallium nitride
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/04Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes
    • H01L29/045Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes by their particular orientation of crystalline planes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66446Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET]
    • H01L29/66462Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET] with a heterojunction interface channel or gate, e.g. HFET, HIGFET, SISFET, HJFET, HEMT
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/778Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
    • H01L29/7782Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with confinement of carriers by at least two heterojunctions, e.g. DHHEMT, quantum well HEMT, DHMODFET
    • H01L29/7783Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with confinement of carriers by at least two heterojunctions, e.g. DHHEMT, quantum well HEMT, DHMODFET using III-V semiconductor material
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/20Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
    • H01L29/2003Nitride compounds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/005Processes
    • H01L33/0062Processes for devices with an active region comprising only III-V compounds
    • H01L33/0066Processes for devices with an active region comprising only III-V compounds with a substrate not being a III-V compound
    • H01L33/007Processes for devices with an active region comprising only III-V compounds with a substrate not being a III-V compound comprising nitride compounds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/005Processes
    • H01L33/0093Wafer bonding; Removal of the growth substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/02Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
    • H01L33/16Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a particular crystal structure or orientation, e.g. polycrystalline, amorphous or porous

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Materials Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Inorganic Chemistry (AREA)
  • Metallurgy (AREA)
  • Organic Chemistry (AREA)
  • Manufacturing & Machinery (AREA)
  • Junction Field-Effect Transistors (AREA)

Abstract

A method for fabricating III-N semiconductor devices on the N-face of layers comprising (a) growing a Ill-nitride semiconductor device structure in a Ga-polar direction on a substrate, (b) attaching a Ga face of the Ill-nitride semiconductor device structure to a host substrate, and (c) removing the substrate to expose the N-face surface of the III -nitride semiconductor device structure. An N-polar (000-1) oriented III -nitride semiconductor device is also disclosed, comprising one or more (000-1) oriented nitride layers, each having an N-face opposite a group Ill-face, wherein at least one N-face is an at least partially exposed N-face, and a host substrate attached to one of the group Ill-faces.
PCT/US2008/058931 2007-03-29 2008-03-31 Method to fabricate iii-n semiconductor devices on the n-face of layers which are grown in the iii-face direction using wafer bonding and substrate removal WO2008121976A2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US90891707P 2007-03-29 2007-03-29
US60/908,917 2007-03-29

Publications (2)

Publication Number Publication Date
WO2008121976A2 WO2008121976A2 (en) 2008-10-09
WO2008121976A3 true WO2008121976A3 (en) 2009-12-30

Family

ID=39808889

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2008/058931 WO2008121976A2 (en) 2007-03-29 2008-03-31 Method to fabricate iii-n semiconductor devices on the n-face of layers which are grown in the iii-face direction using wafer bonding and substrate removal

Country Status (2)

Country Link
TW (1) TW200908150A (en)
WO (1) WO2008121976A2 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2009141724A1 (en) 2008-05-23 2009-11-26 S.O.I.Tec Silicon On Insulator Technologies Formation of substantially pit free indium gallium nitride
KR20170015285A (en) * 2014-06-13 2017-02-08 인텔 코포레이션 High electron mobility transistor fabrication process on reverse polarized substrate by layer transfer

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060073621A1 (en) * 2004-10-01 2006-04-06 Palo Alto Research Center Incorporated Group III-nitride based HEMT device with insulating GaN/AlGaN buffer layer
US20060214188A1 (en) * 2005-03-22 2006-09-28 Eudyna Devices Inc. Semiconductor device having GaN-based semiconductor layer
US20060280668A1 (en) * 2001-07-06 2006-12-14 Technologies And Devices International, Inc. Method and apparatus for fabricating crack-free group III nitride semiconductor materials

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060280668A1 (en) * 2001-07-06 2006-12-14 Technologies And Devices International, Inc. Method and apparatus for fabricating crack-free group III nitride semiconductor materials
US20060073621A1 (en) * 2004-10-01 2006-04-06 Palo Alto Research Center Incorporated Group III-nitride based HEMT device with insulating GaN/AlGaN buffer layer
US20060214188A1 (en) * 2005-03-22 2006-09-28 Eudyna Devices Inc. Semiconductor device having GaN-based semiconductor layer

Also Published As

Publication number Publication date
TW200908150A (en) 2009-02-16
WO2008121976A2 (en) 2008-10-09

Similar Documents

Publication Publication Date Title
WO2007002028A3 (en) Layer growth using metal film and/or islands
EP2075840A3 (en) Protection layer for wafer dicing and corresponding
WO2010141351A3 (en) Wafer bonding technique in nitride semiconductors
WO2014025722A3 (en) Method and system for gallium nitride electronic devices using engineered substrates
EP2428995A3 (en) Gallium Nitride Based Semiconductor Devices and Methods of Manufacturing the Same
WO2011025290A3 (en) High quality non-polar/semi-polar semiconductor element on tilt substrate and fabrication method thereof
TW200636983A (en) Composite substrates of conductive and insulating or semi-insulating group III-nitrides for group III-nitride devices
EP3065186A3 (en) Semiconductor light emitting element and method for manufacturing the same
EP2428996A3 (en) Gallium Nitride Based Semiconductor Devices and Methods of Manufacturing the Same
SG144121A1 (en) Nitride semiconductor substrate and manufacturing method thereof
EP2575179A3 (en) Compound semiconductor device and manufacturing method therefor
EP1975998A3 (en) Method for manufacturing a plurality of island-shaped SOI structures
TW200711066A (en) Manufacturing method for a semiconductor device, semiconductor device, circuit substrate and electronic device
WO2007036858A3 (en) Iii-v light emitting device
TW200618432A (en) Semiconductor device and semiconductor device manufacturing method
WO2008103331A3 (en) Wide-bandgap semiconductor devices
EP2696365A3 (en) Semiconductor buffer structure, semiconductor device including the same, and method of manufacturing semiconductor device using semiconductor buffer structure
WO2012057512A3 (en) Compound semiconductor device and method for manufacturing same
EP2346097A4 (en) Gallium nitride semiconductor light-emitting element and method for producing the same, gallium nitride light-emitting diode, epitaxial wafer, and method for producing gallium nitride light-emitting diode
EP2434547A3 (en) Gallium nitride based semiconductor devices and methods of manufacturing the same
EP1403910A3 (en) Semiconductor device having a nitride-based hetero-structure and method of manufacturing the same
WO2009142391A3 (en) Light-emitting device package and method of manufacturing the same
WO2014018156A8 (en) Monolithic integrated circuit chip integrating multiple devices
TWI315551B (en) Semiconductor device production method and semiconductor device
TW200802958A (en) Group III-nitride semiconductor thin film, method for fabricating the same, and group III-nitride semiconductor light emitting device

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 08744802

Country of ref document: EP

Kind code of ref document: A2

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 08744802

Country of ref document: EP

Kind code of ref document: A2