WO2008114443A1 - マルチプロセッサシステム及びその制御方法 - Google Patents

マルチプロセッサシステム及びその制御方法 Download PDF

Info

Publication number
WO2008114443A1
WO2008114443A1 PCT/JP2007/055743 JP2007055743W WO2008114443A1 WO 2008114443 A1 WO2008114443 A1 WO 2008114443A1 JP 2007055743 W JP2007055743 W JP 2007055743W WO 2008114443 A1 WO2008114443 A1 WO 2008114443A1
Authority
WO
WIPO (PCT)
Prior art keywords
data
data transfer
processors
multiprocessor system
transfer
Prior art date
Application number
PCT/JP2007/055743
Other languages
English (en)
French (fr)
Inventor
Yasuki Nakamura
Takahisa Suzuki
Makiko Ito
Hideo Miyake
Original Assignee
Fujitsu Limited
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Limited filed Critical Fujitsu Limited
Priority to PCT/JP2007/055743 priority Critical patent/WO2008114443A1/ja
Priority to JP2009505042A priority patent/JP5146444B2/ja
Publication of WO2008114443A1 publication Critical patent/WO2008114443A1/ja
Priority to US12/585,620 priority patent/US7953962B2/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/54—Interprogram communication

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)

Abstract

　本発明の一態様によるマルチプロセッサシステムは、複数のプロセッサと、複数のプロセッサによる処理及び複数のプロセッサ間のデータ転送を制御する実行制御部と、データ転送の状態を示すデータ依存関係情報を含む内部データ記憶部と、を有する。実行制御部は、先行するデータ転送が実行登録された後に制御の流れが確定し、先行するデータ転送と同一の転送先への別のデータ転送が必要となったとき、そのデータ転送に関するデータ依存関係情報に基づきそのデータ転送をキャンセルする。
PCT/JP2007/055743 2007-03-20 2007-03-20 マルチプロセッサシステム及びその制御方法 WO2008114443A1 (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
PCT/JP2007/055743 WO2008114443A1 (ja) 2007-03-20 2007-03-20 マルチプロセッサシステム及びその制御方法
JP2009505042A JP5146444B2 (ja) 2007-03-20 2007-03-20 マルチプロセッサシステム及びその制御方法
US12/585,620 US7953962B2 (en) 2007-03-20 2009-09-18 Multiprocessor system and control method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/JP2007/055743 WO2008114443A1 (ja) 2007-03-20 2007-03-20 マルチプロセッサシステム及びその制御方法

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US12/585,620 Continuation US7953962B2 (en) 2007-03-20 2009-09-18 Multiprocessor system and control method thereof

Publications (1)

Publication Number Publication Date
WO2008114443A1 true WO2008114443A1 (ja) 2008-09-25

Family

ID=39765564

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2007/055743 WO2008114443A1 (ja) 2007-03-20 2007-03-20 マルチプロセッサシステム及びその制御方法

Country Status (3)

Country Link
US (1) US7953962B2 (ja)
JP (1) JP5146444B2 (ja)
WO (1) WO2008114443A1 (ja)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2012527806A (ja) * 2009-05-18 2012-11-08 アマデウス エス．エイ．エス メッセージの順序を管理する方法およびシステム
JP2015210791A (ja) * 2014-04-30 2015-11-24 富士通株式会社 分散処理装置、分散処理システム、および分散処理プログラム

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2013140518A1 (ja) * 2012-03-19 2013-09-26 富士通株式会社 スケジューリングプログラム、マルチコアプロセッサシステム、およびスケジューリング方法
US9110963B2 (en) * 2012-04-10 2015-08-18 Dell Inc Transparent adaptive file transform

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3035108B2 (ja) * 1993-04-02 2000-04-17 株式会社東芝 並列演算処理装置
JP2000181711A (ja) * 1998-12-18 2000-06-30 Hitachi Ltd 命令フェッチのキャンセル方式
JP2003263331A (ja) * 2002-03-07 2003-09-19 Toshiba Corp マルチプロセッサシステム

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2559165B2 (ja) * 1990-11-16 1996-12-04 株式会社日立製作所 マルチプロセッサシステム
JPH08255144A (ja) * 1995-03-16 1996-10-01 Fujitsu Ltd データ転送システム
JP3035108U (ja) 1996-08-26 1997-03-11 有限会社カンタム 微弱電磁波放射装置
JPH1115803A (ja) * 1997-06-19 1999-01-22 Hitachi Ltd 並列計算機におけるデータ送受信方法
US6202089B1 (en) * 1998-06-30 2001-03-13 Microsoft Corporation Method for configuring at runtime, identifying and using a plurality of remote procedure call endpoints on a single server process
JP2000056971A (ja) * 1998-08-04 2000-02-25 Fujitsu Ltd 高速演算処理装置および記録媒体
JP2000099332A (ja) * 1998-09-25 2000-04-07 Hitachi Ltd 遠隔手続き呼び出し最適化方法とこれを用いたプログラム実行方法
US7577834B1 (en) * 2000-05-09 2009-08-18 Sun Microsystems, Inc. Message authentication using message gates in a distributed computing environment
US6950925B1 (en) 2002-08-28 2005-09-27 Advanced Micro Devices, Inc. Scheduler for use in a microprocessor that supports data-speculative execution
JP4673585B2 (ja) * 2004-08-05 2011-04-20 富士通株式会社 メモリシステム制御装置およびメモリシステム制御方法

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3035108B2 (ja) * 1993-04-02 2000-04-17 株式会社東芝 並列演算処理装置
JP2000181711A (ja) * 1998-12-18 2000-06-30 Hitachi Ltd 命令フェッチのキャンセル方式
JP2003263331A (ja) * 2002-03-07 2003-09-19 Toshiba Corp マルチプロセッサシステム

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2012527806A (ja) * 2009-05-18 2012-11-08 アマデウス エス．エイ．エス メッセージの順序を管理する方法およびシステム
JP2015210791A (ja) * 2014-04-30 2015-11-24 富士通株式会社 分散処理装置、分散処理システム、および分散処理プログラム

Also Published As

Publication number Publication date
JP5146444B2 (ja) 2013-02-20
US20100070739A1 (en) 2010-03-18
US7953962B2 (en) 2011-05-31
JPWO2008114443A1 (ja) 2010-07-01

Similar Documents

Publication Publication Date Title
WO2008009986A3 (en) Aggregated management system
EP2043244A4 (en) Power supply system, vehicle using the same, accumulator temperature increase control method, and computer-readable recording medium containing a program for causing a computer to execute the accumulator temperature increase control
TW200951723A (en) Systems and methods for scheduling a memory command for execution based on a history of previously executed memory commands
EP2039558A4 (en) Power supply system, vehicle using the same, power supply system control method, and computer-readable recording medium containing program for causing computer to control the power supply system
WO2010085340A3 (en) Host controller
WO2008147567A8 (en) Integration and control of medical devices in a clinical environment
EP2067677A4 (en) HYBRID VEHICLE, METHOD FOR CONTROLLING HYBRID VEHICLE, PROGRAM FOR PROVIDING A COMPUTER TO EXECUTE THE CONTROL METHOD, AND COMPUTER-READABLE RECORDING MEDIUM CONTAINING THE PROGRAM
EP2674856A3 (en) Zero cycle load instruction
WO2009073156A3 (en) Enhanced data exchange and functionality control system and method
WO2009072228A1 (ja) ロボット、タスク実行システム
WO2008039759A3 (en) System and method for resource management
WO2008137817A3 (en) Distributed power management
WO2010141059A3 (en) Methods for controlling host memory access with memory devices and systems
WO2006073204A3 (en) Methods and apparatus for list transfers using dma transfers in a multi-processor system
WO2009090541A3 (en) Co-processor for stream data processing
WO2011115931A3 (en) Control systems having a sim for controlling a computing device
WO2008036878A3 (en) An energy efficient method of monitoring and controlling an hvac system
WO2013080027A3 (en) Interrupt handling systems and methods for pcie bridges with multiple buses
WO2008038270A3 (en) System and method for transferring airplanes
WO2008024670A3 (en) Direct memory access controller
WO2009023419A3 (en) Memory device and method with on-board cache system for facilitating interface with multiple processors, and computer system using same
EP2154772A4 (en) Power supply system, vehicle using the same, power supply system control method, and computer-readable recording medium containing the program for causing computer to execute the control method
WO2008114443A1 (ja) マルチプロセッサシステム及びその制御方法
MY164162A (en) System validation
WO2014021769A3 (en) Device and method where a gesture based input is used to get access to the device

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 07739186

Country of ref document: EP

Kind code of ref document: A1

ENP Entry into the national phase

Ref document number: 2009505042

Country of ref document: JP

Kind code of ref document: A

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 07739186

Country of ref document: EP

Kind code of ref document: A1