WO2008021024A3 - Multiprocessor architecture with hierarchical processor organization - Google Patents
Multiprocessor architecture with hierarchical processor organization Download PDFInfo
- Publication number
- WO2008021024A3 WO2008021024A3 PCT/US2007/017347 US2007017347W WO2008021024A3 WO 2008021024 A3 WO2008021024 A3 WO 2008021024A3 US 2007017347 W US2007017347 W US 2007017347W WO 2008021024 A3 WO2008021024 A3 WO 2008021024A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- hierarchical level
- junior
- senior
- operations
- slave processors
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
- G06F9/5005—Allocation of resources, e.g. of the central processing unit [CPU] to service a request
- G06F9/5027—Allocation of resources, e.g. of the central processing unit [CPU] to service a request the resource being a machine, e.g. CPUs, Servers, Terminals
- G06F9/5044—Allocation of resources, e.g. of the central processing unit [CPU] to service a request the resource being a machine, e.g. CPUs, Servers, Terminals considering hardware capabilities
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
- G06F15/8007—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Software Systems (AREA)
- Computing Systems (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
- Multi Processors (AREA)
Abstract
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP07811051A EP2069958A2 (en) | 2006-08-13 | 2007-08-03 | Multiprocessor architecture with hierarchical processor organization |
JP2009524613A JP2010500692A (en) | 2006-08-13 | 2007-08-03 | Multiprocessor architecture with hierarchical processor structure |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US82224706P | 2006-08-13 | 2006-08-13 | |
US60/822,247 | 2006-08-13 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2008021024A2 WO2008021024A2 (en) | 2008-02-21 |
WO2008021024A3 true WO2008021024A3 (en) | 2008-05-15 |
Family
ID=39082534
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2007/017347 WO2008021024A2 (en) | 2006-08-13 | 2007-08-03 | Multiprocessor architecture with hierarchical processor organization |
Country Status (4)
Country | Link |
---|---|
EP (1) | EP2069958A2 (en) |
JP (1) | JP2010500692A (en) |
CN (1) | CN101523381A (en) |
WO (1) | WO2008021024A2 (en) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7003758B2 (en) | 2003-10-07 | 2006-02-21 | Brion Technologies, Inc. | System and method for lithography simulation |
JP5326308B2 (en) | 2008-03-13 | 2013-10-30 | 日本電気株式会社 | Computer link method and system |
FR2984557B1 (en) * | 2011-12-20 | 2014-07-25 | IFP Energies Nouvelles | SYSTEM AND METHOD FOR PREDICTING EMISSIONS OF POLLUTANTS OF A VEHICLE WITH SIMULTANEOUS CALCULATIONS OF CHEMICAL KINETICS AND EMISSIONS |
US8959522B2 (en) | 2012-01-30 | 2015-02-17 | International Business Machines Corporation | Full exploitation of parallel processors for data processing |
US9141631B2 (en) | 2012-04-16 | 2015-09-22 | International Business Machines Corporation | Table boundary detection in data blocks for compression |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0627682A1 (en) * | 1993-06-04 | 1994-12-07 | Sun Microsystems, Inc. | Floating-point processor for a high performance three dimensional graphics accelerator |
EP0715257A1 (en) * | 1994-11-30 | 1996-06-05 | Bull S.A. | Tool for assisting the load balancing of a distributed application |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2704663B1 (en) * | 1993-04-29 | 1995-06-23 | Sgs Thomson Microelectronics | Method and device for determining the composition of an integrated circuit. |
US5682323A (en) * | 1995-03-06 | 1997-10-28 | Lsi Logic Corporation | System and method for performing optical proximity correction on macrocell libraries |
JP3981238B2 (en) * | 1999-12-27 | 2007-09-26 | 富士通株式会社 | Information processing device |
US6703167B2 (en) * | 2001-04-18 | 2004-03-09 | Lacour Patrick Joseph | Prioritizing the application of resolution enhancement techniques |
US20040083475A1 (en) * | 2002-10-25 | 2004-04-29 | Mentor Graphics Corp. | Distribution of operations to remote computers |
JP2006155187A (en) * | 2004-11-29 | 2006-06-15 | Sony Corp | Information processing system, information processor and processing method, storage medium and program |
-
2007
- 2007-08-03 CN CNA2007800339413A patent/CN101523381A/en active Pending
- 2007-08-03 EP EP07811051A patent/EP2069958A2/en not_active Withdrawn
- 2007-08-03 WO PCT/US2007/017347 patent/WO2008021024A2/en active Application Filing
- 2007-08-03 JP JP2009524613A patent/JP2010500692A/en active Pending
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0627682A1 (en) * | 1993-06-04 | 1994-12-07 | Sun Microsystems, Inc. | Floating-point processor for a high performance three dimensional graphics accelerator |
EP0715257A1 (en) * | 1994-11-30 | 1996-06-05 | Bull S.A. | Tool for assisting the load balancing of a distributed application |
Non-Patent Citations (3)
Title |
---|
FRANCOIS CHAROT ET AL: "Toward Hardware Building Blocks for Software-Only Real-Time Video Processing: The MOVIE Approach", IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, IEEE SERVICE CENTER, PISCATAWAY, NJ, US, vol. 9, no. 6, September 1999 (1999-09-01), XP011014605, ISSN: 1051-8215 * |
S. CHOI ET AL: "Hierarchical heterogeneous multiprocessor system for real-time motion picture coding", VISUAL COMMUNICATIONS AND IMAGE PROCESSING '94, September 1994 (1994-09-01), pages 1777 - 1787, XP002472128, Retrieved from the Internet <URL:http://spiedl.aip.org/getpdf/servlet/GetPDFServlet?filetype=pdf&id=PSISDG002308000001001777000001&idtype=cvips&prog=normal GetPDFServlet (application/pdf Object)> [retrieved on 20080203] * |
SHU D B ET AL: "A multiple-level heterogeneous architecture for image understanding", PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON PATTERN RECOGNITION. ATLANTIC CITY, JUNE 16 - 21, 1990. CONFERENCE A : COMPUTER VISION AND CONFERENCE B : PATTERN RECOGNITION SYSTEMS AND APPLICATIONS, LOS ALAMITOS, IEEE COMP. SOC. PRESS, US, vol. VOL. 1 CONF. 10, 16 June 1990 (1990-06-16), pages 629 - 634, XP010020506, ISBN: 0-8186-2062-5 * |
Also Published As
Publication number | Publication date |
---|---|
WO2008021024A2 (en) | 2008-02-21 |
EP2069958A2 (en) | 2009-06-17 |
JP2010500692A (en) | 2010-01-07 |
CN101523381A (en) | 2009-09-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2008000499A3 (en) | Using multiple status models in a computer system | |
WO2008000497A3 (en) | Using status models in a computer system | |
WO2009108277A3 (en) | Methods, systems, and computer program products for taking a snapshot of installed software on a data processing system as part of a software update process | |
WO2008074382A8 (en) | Obfuscating computer program code | |
EP2107489A3 (en) | Obfuscating computer program code | |
WO2010004474A3 (en) | Efficient parallel computation of dependency problems | |
WO2007008519A3 (en) | Active element machine computation | |
WO2008000500A3 (en) | Using status models with preconditions in a computer system | |
WO2007137034A3 (en) | Managing computing resources in graph-based computations | |
WO2008010877A3 (en) | Deterministic multiprocessor computer system | |
JP2013545169A5 (en) | ||
WO2006055864A3 (en) | Method and apparatus for implementing task management of computer operations | |
WO2007127234A3 (en) | System and method for separating multiple workloads processing in a single computer operating environment | |
WO2005103888A3 (en) | Multi-scalar extension for simd instruction set processors | |
SG144869A1 (en) | Virtual architecture and instruction set for parallel thread computing | |
NO20091281L (en) | Virtualization for diversifying intervention resistance | |
WO2008021024A3 (en) | Multiprocessor architecture with hierarchical processor organization | |
ATE546774T1 (en) | MAKE A CHANGE TO A VIRTUAL CONFIGURATION TOPOLOGY | |
WO2009037731A1 (en) | Translating device, translating method and translating program, and processor core control method and processor | |
WO2011011356A3 (en) | System and method for initiating a multi-environment operating system | |
WO2009057208A1 (en) | Resource assignment program, management node, resource assignment method, and parallel computer system | |
WO2007012794A3 (en) | Algebraic single instruction multiple data processing | |
WO2006113167A3 (en) | Secure boot | |
TW200719231A (en) | Method, apparatus, and computer program product for adaptive process dispatch in a computer system having a plurality of processors | |
WO2007045920A3 (en) | System and method for the backward debugging of computer programs |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 200780033941.3 Country of ref document: CN |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2009524613 Country of ref document: JP |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2007811051 Country of ref document: EP |
|
NENP | Non-entry into the national phase |
Ref country code: RU |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 07811051 Country of ref document: EP Kind code of ref document: A2 |