WO2007113757A3 - System and method for supporting a hot-word-first request policy for a multi-heirarchical memory system - Google Patents
System and method for supporting a hot-word-first request policy for a multi-heirarchical memory system Download PDFInfo
- Publication number
- WO2007113757A3 WO2007113757A3 PCT/IB2007/051135 IB2007051135W WO2007113757A3 WO 2007113757 A3 WO2007113757 A3 WO 2007113757A3 IB 2007051135 W IB2007051135 W IB 2007051135W WO 2007113757 A3 WO2007113757 A3 WO 2007113757A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- data
- block size
- level memory
- customized
- cache system
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0893—Caches characterised by their organisation or structure
- G06F12/0897—Caches characterised by their organisation or structure with two or more cache hierarchy levels
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0862—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches with prefetch
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0877—Cache access modes
- G06F12/0879—Burst mode
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Abstract
Fetching data from a low level memory utilizing customized data requests based on a determination of the spatial locality of a currently running task/transaction. One of two customized requests are issued from a cache system to a low level memory (20). In the case where the spatial locality information is determined to be above a predetermined threshold value, a first customized data request (type-one) is issued to the low-level memory (20) which retrieves data in a single operation with a block size equal to the block size of a higher order cache (18) in the cache system (10). Otherwise, in the case where the spatial locality information is determined to be below the predetermined threshold value, a second customized data request (type-two) is issued from the cache system (10) to the low-level memory (10). The type-two data request comprises multiple data requests where each individual data request retrieves data for a block size equal to the block size of a level one (Ll) cache (16A-16C) in the cache system (10).
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US78955606P | 2006-04-04 | 2006-04-04 | |
US60/789,556 | 2006-04-04 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2007113757A2 WO2007113757A2 (en) | 2007-10-11 |
WO2007113757A3 true WO2007113757A3 (en) | 2007-12-13 |
Family
ID=38432907
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/IB2007/051135 WO2007113757A2 (en) | 2006-04-04 | 2007-03-29 | System and method for supporting a hot-word-first request policy for a multi-heirarchical memory system |
Country Status (1)
Country | Link |
---|---|
WO (1) | WO2007113757A2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104572502A (en) * | 2015-01-12 | 2015-04-29 | 浪潮电子信息产业股份有限公司 | Self-adaptive method for cache strategy of storage system |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5700262B2 (en) | 2010-02-24 | 2015-04-15 | マーベル ワールド トレード リミテッド | Cache based on spatial distribution of access to data storage devices |
US9678868B2 (en) | 2014-10-31 | 2017-06-13 | Xiaomi Inc. | Method and device for optimizing memory |
US9811464B2 (en) * | 2014-12-11 | 2017-11-07 | Intel Corporation | Apparatus and method for considering spatial locality in loading data elements for execution |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6345334B1 (en) * | 1998-01-07 | 2002-02-05 | Nec Corporation | High speed semiconductor memory device capable of changing data sequence for burst transmission |
US20040049615A1 (en) * | 2002-09-11 | 2004-03-11 | Sunplus Technology Co., Ltd. | Method and architecture capable of programming and controlling access data and instructions |
-
2007
- 2007-03-29 WO PCT/IB2007/051135 patent/WO2007113757A2/en active Application Filing
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6345334B1 (en) * | 1998-01-07 | 2002-02-05 | Nec Corporation | High speed semiconductor memory device capable of changing data sequence for burst transmission |
US20040049615A1 (en) * | 2002-09-11 | 2004-03-11 | Sunplus Technology Co., Ltd. | Method and architecture capable of programming and controlling access data and instructions |
Non-Patent Citations (1)
Title |
---|
JOHNSON T L ET AL: "Run-time spatial locality detection and optimization", PROCEEDINGS OF THE 30TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE. MICRO-30. RESEARCH TRIANGLE PARK, NC, DEC. 1 - 3, 1997, PROCEEDINGS OF THE ANNUAL INTERNATIONAL SYMPOSIUM ON MICROARCHITEC TURE, LOS ALAMITOS, CA : IEEE COMPUTER SO, vol. 30TH CONF, 1 December 1997 (1997-12-01), pages 57 - 64, XP010261283, ISBN: 0-8186-7977-8 * |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104572502A (en) * | 2015-01-12 | 2015-04-29 | 浪潮电子信息产业股份有限公司 | Self-adaptive method for cache strategy of storage system |
Also Published As
Publication number | Publication date |
---|---|
WO2007113757A2 (en) | 2007-10-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2008054904A3 (en) | Method of maintaining a usb active state without data transfer | |
WO2007103094A3 (en) | System for serving advertisements over mobile devices | |
WO2004057479A3 (en) | Page descriptors for prefetching and memory management | |
WO2004013897A3 (en) | Memory hub and access method having internal row caching | |
SG133534A1 (en) | System for improving endurance and data retention in memory devices | |
EP1655666A3 (en) | Information processing system with redundant paths and access method | |
TW200615752A (en) | System, method and storage medium for memory management | |
WO2005065205A3 (en) | Memory hub and method for memory system performance monitoring | |
EP1507246A4 (en) | Map data product, map data processing program product, map data processing method, and map data processing device | |
WO2006026680A3 (en) | Systems and methods for organizing and mapping data | |
WO2008054991A3 (en) | Optimization of targeted advertisements based on user profile information | |
WO2006029032A3 (en) | Methods, systems, and computer program products for implementing single-node and cluster snapshots | |
WO2005116840A3 (en) | Information processing apparatus and information processing method | |
WO2004114088A3 (en) | System and method of enhancing efficiency and utilization of memory bandwidth in reconfigurable hardware | |
WO2003025757A3 (en) | Method and apparatus for decoupling tag and data accesses in a cache memory | |
TW200745852A (en) | Method and system for symmetric allocation for a shared L2 mapping cache | |
CN104731794A (en) | Cold-hot data fragmenting, mining and storing method | |
GB2473149A (en) | Apparatus and method for cache utilization | |
TW200708950A (en) | Memory management method and system | |
TW201926060A (en) | Power-conserving cache memory usage | |
CN100458736C (en) | NAND flash information extraction method and NAND flash automatic identification method | |
EP2107449A3 (en) | Storage system and control method of storage system | |
AU2003303412A1 (en) | Memory controller and method for writing to a memory | |
WO2007113757A3 (en) | System and method for supporting a hot-word-first request policy for a multi-heirarchical memory system | |
WO2004111852A3 (en) | Managing a relationship between one target volume and one source volume |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 07735327 Country of ref document: EP Kind code of ref document: A2 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 07735327 Country of ref document: EP Kind code of ref document: A2 |