WO2007084202A3 - Processor core and method for managing branch misprediction in an out-of-order processor pipeline - Google Patents
Processor core and method for managing branch misprediction in an out-of-order processor pipeline Download PDFInfo
- Publication number
- WO2007084202A3 WO2007084202A3 PCT/US2006/041614 US2006041614W WO2007084202A3 WO 2007084202 A3 WO2007084202 A3 WO 2007084202A3 US 2006041614 W US2006041614 W US 2006041614W WO 2007084202 A3 WO2007084202 A3 WO 2007084202A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- instruction
- pipeline
- processor
- misprediction
- processor core
- Prior art date
Links
- 238000000034 method Methods 0.000 title abstract 2
- 238000001514 detection method Methods 0.000 abstract 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3861—Recovery, e.g. branch miss-prediction, exception handling
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
- G06F9/3838—Dependency mechanisms, e.g. register scoreboarding
- G06F9/384—Register renaming
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3854—Instruction completion, e.g. retiring, committing or graduating
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3854—Instruction completion, e.g. retiring, committing or graduating
- G06F9/3858—Result writeback, i.e. updating the architectural state or memory
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3854—Instruction completion, e.g. retiring, committing or graduating
- G06F9/3858—Result writeback, i.e. updating the architectural state or memory
- G06F9/38585—Result writeback, i.e. updating the architectural state or memory with result invalidation, e.g. nullification
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3861—Recovery, e.g. branch miss-prediction, exception handling
- G06F9/3863—Recovery, e.g. branch miss-prediction, exception handling using multiple copies of the architectural state, e.g. shadow registers
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Advance Control (AREA)
Abstract
A processor core and method for managing branch misprediction in an out-of-order processor pipeline. In one embodiment, the pipeline of the processor core includes a front-end instruction fetch portion, a back-end instruction execution portion, and pipeline control logic. Operation of the instruction fetch portion is decoupled from operation of the instruction execution portion. Following detection of a control transfer misprediction, operation of the instruction fetch portion is halted and instructions residing in the instruction fetch portion are invalidated. When the instruction associated with the misprediction reaches a selected pipeline stage, instructions residing in the instruction execution portion of the pipeline are invalidated and the flow of instructions from the instruction fetch portion to the instruction execution portion of the processor pipeline is restarted. A mispredict instruction identification checker and instruction identification tags are used to determine if a control transfer instruction is permitted to redirect instruction fetching.
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/261,655 | 2005-10-31 | ||
US11/261,655 US7734901B2 (en) | 2005-10-31 | 2005-10-31 | Processor core and method for managing program counter redirection in an out-of-order processor pipeline |
US11/261,654 | 2005-10-31 | ||
US11/261,654 US7711934B2 (en) | 2005-10-31 | 2005-10-31 | Processor core and method for managing branch misprediction in an out-of-order processor pipeline |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2007084202A2 WO2007084202A2 (en) | 2007-07-26 |
WO2007084202A3 true WO2007084202A3 (en) | 2007-10-04 |
Family
ID=38267515
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2006/041614 WO2007084202A2 (en) | 2005-10-31 | 2006-10-26 | Processor core and method for managing branch misprediction in an out-of-order processor pipeline |
Country Status (2)
Country | Link |
---|---|
TW (1) | TW200745945A (en) |
WO (1) | WO2007084202A2 (en) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8245017B2 (en) * | 2009-02-12 | 2012-08-14 | Via Technologies, Inc. | Pipelined microprocessor with normal and fast conditional branch instructions |
WO2013100999A1 (en) * | 2011-12-28 | 2013-07-04 | Intel Corporation | Enabling and disabling a second jump execution unit for branch misprediction |
CN115617402B (en) * | 2022-11-18 | 2023-04-07 | 北京数渡信息科技有限公司 | Decoupling branch prediction method and device suitable for general processor |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5586278A (en) * | 1994-03-01 | 1996-12-17 | Intel Corporation | Method and apparatus for state recovery following branch misprediction in an out-of-order microprocessor |
US6079014A (en) * | 1993-12-02 | 2000-06-20 | Intel Corporation | Processor that redirects an instruction fetch pipeline immediately upon detection of a mispredicted branch while committing prior instructions to an architectural state |
US6249862B1 (en) * | 1996-05-17 | 2001-06-19 | Advanced Micro Devices, Inc. | Dependency table for reducing dependency checking hardware |
US6760835B1 (en) * | 2000-11-22 | 2004-07-06 | Lsi Logic Corporation | Instruction branch mispredict streaming |
-
2006
- 2006-10-26 WO PCT/US2006/041614 patent/WO2007084202A2/en active Application Filing
- 2006-10-30 TW TW095140051A patent/TW200745945A/en unknown
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6079014A (en) * | 1993-12-02 | 2000-06-20 | Intel Corporation | Processor that redirects an instruction fetch pipeline immediately upon detection of a mispredicted branch while committing prior instructions to an architectural state |
US5586278A (en) * | 1994-03-01 | 1996-12-17 | Intel Corporation | Method and apparatus for state recovery following branch misprediction in an out-of-order microprocessor |
US6249862B1 (en) * | 1996-05-17 | 2001-06-19 | Advanced Micro Devices, Inc. | Dependency table for reducing dependency checking hardware |
US6760835B1 (en) * | 2000-11-22 | 2004-07-06 | Lsi Logic Corporation | Instruction branch mispredict streaming |
Also Published As
Publication number | Publication date |
---|---|
TW200745945A (en) | 2007-12-16 |
WO2007084202A2 (en) | 2007-07-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10503511B2 (en) | Circuit, system, and method for determining whether a branch instruction is predicted based on a capture range of a second instruction | |
JP5722396B2 (en) | Method and apparatus for emulating branch prediction behavior of explicit subroutine calls | |
EP1849063B1 (en) | System and method of handling a branch misprediction | |
JP5137948B2 (en) | Storage of local and global branch prediction information | |
US20040111594A1 (en) | Multithreading recycle and dispatch mechanism | |
US7949861B2 (en) | Method and apparatus for managing instruction flushing in a microprocessor's instruction pipeline | |
US7444501B2 (en) | Methods and apparatus for recognizing a subroutine call | |
US7711934B2 (en) | Processor core and method for managing branch misprediction in an out-of-order processor pipeline | |
WO2006094196A3 (en) | Method and apparatus for power reduction in an heterogeneously- multi-pipelined processor | |
WO2006057907A3 (en) | Pre-decode error handling via branch correction | |
WO2006007075A3 (en) | Selectively performing fetches for store operations during speculative execution | |
KR20100087357A (en) | A method and a system for accelerating procedure return sequences | |
CN114008587A (en) | Limiting replay of load-based Control Independent (CI) instructions in speculative misprediction recovery in a processor | |
WO2007084202A3 (en) | Processor core and method for managing branch misprediction in an out-of-order processor pipeline | |
WO2007085010A3 (en) | Early conditional selection of an operand | |
CN107209662B (en) | Dependency prediction for instructions | |
US20100306513A1 (en) | Processor Core and Method for Managing Program Counter Redirection in an Out-of-Order Processor Pipeline | |
WO2004006090A3 (en) | Method and apparatus for speculative instruction execution | |
Zero | Basic Idea |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 06849307 Country of ref document: EP Kind code of ref document: A2 |