WO2007073538A3 - Non-volatile memories and methods with data alignment in a directly mapped file storage system - Google Patents

Non-volatile memories and methods with data alignment in a directly mapped file storage system Download PDF

Info

Publication number
WO2007073538A3
WO2007073538A3 PCT/US2006/061944 US2006061944W WO2007073538A3 WO 2007073538 A3 WO2007073538 A3 WO 2007073538A3 US 2006061944 W US2006061944 W US 2006061944W WO 2007073538 A3 WO2007073538 A3 WO 2007073538A3
Authority
WO
WIPO (PCT)
Prior art keywords
file
page
data
offset
storage system
Prior art date
Application number
PCT/US2006/061944
Other languages
French (fr)
Other versions
WO2007073538A2 (en
Inventor
Sergey Anatolievich Gorobets
Original Assignee
Sandisk Corp
Sergey Anatolievich Gorobets
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US11/316,137 external-priority patent/US20070143566A1/en
Priority claimed from US11/316,261 external-priority patent/US20070143567A1/en
Application filed by Sandisk Corp, Sergey Anatolievich Gorobets filed Critical Sandisk Corp
Publication of WO2007073538A2 publication Critical patent/WO2007073538A2/en
Publication of WO2007073538A3 publication Critical patent/WO2007073538A3/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
    • G06F12/023—Free address space management
    • G06F12/0238—Memory management in non-volatile memory, e.g. resistive RAM or ferroelectric memory
    • G06F12/0246—Memory management in non-volatile memory, e.g. resistive RAM or ferroelectric memory in block erasable memory, e.g. flash memory
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/72—Details relating to flash memory management
    • G06F2212/7202—Allocation control and policies

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)

Abstract

In the file storage system, each portion belonging to a data file is identified by its file ID and an offset along the data file, where the offset is a constant for the file and every file data portion is always kept at the same position within a memory page to be read or programmed in parallel. In this way, every time a page containing a file portion is read and copy to another page, the data in it is always page-aligned, and each bit within the file portion can always be manipulated by the same sense amplifier and same set data latches within the same memory column. In a preferred implementation, the page alignment is such that (offset within a page) = (data offset within a file) MOD (page size). Any gaps that may exist in page can be padded with any existing page-aligned valid data.
PCT/US2006/061944 2005-12-21 2006-12-12 Non-volatile memories and methods with data alignment in a directly mapped file storage system WO2007073538A2 (en)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US11/316,261 2005-12-21
US11/316,137 2005-12-21
US11/316,137 US20070143566A1 (en) 2005-12-21 2005-12-21 Non-volatile memories with data alignment in a directly mapped file storage system
US11/316,261 US20070143567A1 (en) 2005-12-21 2005-12-21 Methods for data alignment in non-volatile memories with a directly mapped file storage system

Publications (2)

Publication Number Publication Date
WO2007073538A2 WO2007073538A2 (en) 2007-06-28
WO2007073538A3 true WO2007073538A3 (en) 2008-01-17

Family

ID=38189152

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2006/061944 WO2007073538A2 (en) 2005-12-21 2006-12-12 Non-volatile memories and methods with data alignment in a directly mapped file storage system

Country Status (2)

Country Link
TW (1) TW200745862A (en)
WO (1) WO2007073538A2 (en)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7861027B2 (en) 2008-05-30 2010-12-28 Intel Corporation Providing a peripheral component interconnect (PCI)-compatible transaction level protocol for a system on a chip (SoC)
TWI472916B (en) * 2008-06-02 2015-02-11 A Data Technology Co Ltd Method for memory space management
US9237186B2 (en) 2009-07-15 2016-01-12 Aten International Co., Ltd. Virtual media with folder-mount function and graphical user interface for mounting one or more files or folders
US8615594B2 (en) 2009-07-15 2013-12-24 Aten International Co., Ltd. Virtual media with folder-mount function
US9235583B2 (en) 2009-07-15 2016-01-12 Aten International Co., Ltd. Virtual media with folder-mount function
US11093146B2 (en) 2017-01-12 2021-08-17 Pure Storage, Inc. Automatic load rebalancing of a write group
US10740294B2 (en) * 2017-01-12 2020-08-11 Pure Storage, Inc. Garbage collection of data blocks in a storage system with direct-mapped storage devices
JP2019079464A (en) * 2017-10-27 2019-05-23 東芝メモリ株式会社 Memory system and control method
TWI668569B (en) * 2018-03-14 2019-08-11 群聯電子股份有限公司 Method for configuring host memory buffer, memory storage apparatus and memory control circuit unit
CN110297595B (en) * 2018-03-21 2022-11-22 群联电子股份有限公司 Host memory buffer configuration method, storage device and control circuit unit
TWI726314B (en) * 2019-05-02 2021-05-01 慧榮科技股份有限公司 A data storage device and a data processing method
CN115729443A (en) * 2021-09-01 2023-03-03 北京特纳飞电子技术有限公司 Method and device for sorting data and storage device

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5592669A (en) * 1990-12-31 1997-01-07 Intel Corporation File structure for a non-volatile block-erasable semiconductor flash memory
US20040073727A1 (en) * 2002-07-29 2004-04-15 M-Systems Flash Disk Pioneers, Ltd. Portable storage media as file servers
US20050141313A1 (en) * 2003-12-30 2005-06-30 Gorobets Sergey A. Non-volatile memory and method with memory planes alignment

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5592669A (en) * 1990-12-31 1997-01-07 Intel Corporation File structure for a non-volatile block-erasable semiconductor flash memory
US20040073727A1 (en) * 2002-07-29 2004-04-15 M-Systems Flash Disk Pioneers, Ltd. Portable storage media as file servers
US20050141313A1 (en) * 2003-12-30 2005-06-30 Gorobets Sergey A. Non-volatile memory and method with memory planes alignment

Also Published As

Publication number Publication date
WO2007073538A2 (en) 2007-06-28
TW200745862A (en) 2007-12-16

Similar Documents

Publication Publication Date Title
WO2007073538A3 (en) Non-volatile memories and methods with data alignment in a directly mapped file storage system
EP2031492A4 (en) Data storage device and data storage method
SG135056A1 (en) Data storage device using two types of storage medium
TW200634844A (en) Apparatus and methods using invalidity indicators for buffered memory
WO2008132725A3 (en) A method for efficient storage of metadata in flash memory
TW200736909A (en) Memory controller for flash memory
WO2009005719A3 (en) Method of storing and accessing header data from memory
TW200709210A (en) Memory controller, non-volatile memory device, non-volatile memory system, and data writing method
WO2009095902A3 (en) Systems and methods for handling immediate data errors in flash memory
TW200701233A (en) Use of data latches in cache operations of non-volatile memories
TW200641625A (en) Command protocol method for nonvolatile memory
TW200519965A (en) Unified multilevel cell memory
TW200735101A (en) Random cache read using a double memory
TW200601041A (en) Non-volatile memory and method with control data management
GB2429308B (en) Data transfer device
TW200639869A (en) Memory having a portion that can be switched between use as data and use as error correction code (ECC)
ATE512441T1 (en) PROVIDING ENERGY REDUCTION WHEN STORING DATA IN A MEMORY
TW200703361A (en) Nonvolatile memory performing verify processing in sequential write
BRPI0712109A8 (en) METHOD FOR COMMUNICATION WITH A MULTIFUNCTIONAL MEMORY CARD
WO2008087640A3 (en) Secure archive
TW200602984A (en) Data writing apparatus, method, and program for portable terminal memory
TW200745852A (en) Method and system for symmetric allocation for a shared L2 mapping cache
TW200502954A (en) Cache integrity apparatus, systems, and methods
WO2007008324A3 (en) High-speed interface for high-density flash with two levels of pipelined cache
TW200732918A (en) Method and system for accessing non-volatile storage devices

Legal Events

Date Code Title Description
NENP Non-entry into the national phase

Ref country code: DE

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 06848756

Country of ref document: EP

Kind code of ref document: A2

122 Ep: pct application non-entry in european phase

Ref document number: 06848756

Country of ref document: EP

Kind code of ref document: A2