WO2007073538A3 - Non-volatile memories and methods with data alignment in a directly mapped file storage system - Google Patents

Non-volatile memories and methods with data alignment in a directly mapped file storage system Download PDF

Info

Publication number
WO2007073538A3
WO2007073538A3 PCT/US2006/061944 US2006061944W WO2007073538A3 WO 2007073538 A3 WO2007073538 A3 WO 2007073538A3 US 2006061944 W US2006061944 W US 2006061944W WO 2007073538 A3 WO2007073538 A3 WO 2007073538A3
Authority
WO
Grant status
Application
Patent type
Prior art keywords
file
page
data
offset
portion
Prior art date
Application number
PCT/US2006/061944
Other languages
French (fr)
Other versions
WO2007073538A2 (en )
Inventor
Sergey Anatolievich Gorobets
Original Assignee
Sandisk Corp
Sergey Anatolievich Gorobets
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/0223User address space allocation, e.g. contiguous or non contiguous base addressing
    • G06F12/023Free address space management
    • G06F12/0238Memory management in non-volatile memory, e.g. resistive RAM or ferroelectric memory
    • G06F12/0246Memory management in non-volatile memory, e.g. resistive RAM or ferroelectric memory in block erasable memory, e.g. flash memory
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/72Details relating to flash memory management
    • G06F2212/7202Allocation control and policies

Abstract

In the file storage system, each portion belonging to a data file is identified by its file ID and an offset along the data file, where the offset is a constant for the file and every file data portion is always kept at the same position within a memory page to be read or programmed in parallel. In this way, every time a page containing a file portion is read and copy to another page, the data in it is always page-aligned, and each bit within the file portion can always be manipulated by the same sense amplifier and same set data latches within the same memory column. In a preferred implementation, the page alignment is such that (offset within a page) = (data offset within a file) MOD (page size). Any gaps that may exist in page can be padded with any existing page-aligned valid data.
PCT/US2006/061944 2005-12-21 2006-12-12 Non-volatile memories and methods with data alignment in a directly mapped file storage system WO2007073538A3 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
US11316137 US20070143566A1 (en) 2005-12-21 2005-12-21 Non-volatile memories with data alignment in a directly mapped file storage system
US11/316,261 2005-12-21
US11316261 US20070143567A1 (en) 2005-12-21 2005-12-21 Methods for data alignment in non-volatile memories with a directly mapped file storage system
US11/316,137 2005-12-21

Publications (2)

Publication Number Publication Date
WO2007073538A2 true WO2007073538A2 (en) 2007-06-28
WO2007073538A3 true true WO2007073538A3 (en) 2008-01-17

Family

ID=38189152

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2006/061944 WO2007073538A3 (en) 2005-12-21 2006-12-12 Non-volatile memories and methods with data alignment in a directly mapped file storage system

Country Status (1)

Country Link
WO (1) WO2007073538A3 (en)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7861027B2 (en) 2008-05-30 2010-12-28 Intel Corporation Providing a peripheral component interconnect (PCI)-compatible transaction level protocol for a system on a chip (SoC)
US8615594B2 (en) * 2009-07-15 2013-12-24 Aten International Co., Ltd. Virtual media with folder-mount function
US9235583B2 (en) 2009-07-15 2016-01-12 Aten International Co., Ltd. Virtual media with folder-mount function
US9237186B2 (en) 2009-07-15 2016-01-12 Aten International Co., Ltd. Virtual media with folder-mount function and graphical user interface for mounting one or more files or folders
US20180196745A1 (en) * 2017-01-12 2018-07-12 Pure Storage, Inc. Garbage collection of data blocks in a storage system with direct-mapped storage devices

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5592669A (en) * 1990-12-31 1997-01-07 Intel Corporation File structure for a non-volatile block-erasable semiconductor flash memory
US20040073727A1 (en) * 2002-07-29 2004-04-15 M-Systems Flash Disk Pioneers, Ltd. Portable storage media as file servers
US20050141313A1 (en) * 2003-12-30 2005-06-30 Gorobets Sergey A. Non-volatile memory and method with memory planes alignment

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5592669A (en) * 1990-12-31 1997-01-07 Intel Corporation File structure for a non-volatile block-erasable semiconductor flash memory
US20040073727A1 (en) * 2002-07-29 2004-04-15 M-Systems Flash Disk Pioneers, Ltd. Portable storage media as file servers
US20050141313A1 (en) * 2003-12-30 2005-06-30 Gorobets Sergey A. Non-volatile memory and method with memory planes alignment

Also Published As

Publication number Publication date Type
WO2007073538A2 (en) 2007-06-28 application

Similar Documents

Publication Publication Date Title
US20060218359A1 (en) Method and system for managing multi-plane memory devices
US20120226887A1 (en) Logical address translation
DE202005001972U1 (en) Motor vehicle key with a memory chip and a USB connection for connection to a PC or similar, has a memory capacity of 128 MB or more
WO2009013819A1 (en) Semiconductor memory device
WO2009013877A1 (en) Memory controller, memory card, and nonvolatile memory system
US20150098271A1 (en) System and method of storing data in a data storage device
US20080170443A1 (en) Flash memory device having a verify data buffer capable of being employed as a program data buffer, and a method thereof
US20130227347A1 (en) Storage device
US20160321171A1 (en) Memory system executing garbage collection
US20130117507A1 (en) Memory storage apparatus, memory controller, and method for transmitting and identifying data stream
WO2009114618A3 (en) Methods and apparatus for storing data in a multi-level cell flash memory device with cross-page sectors, multi-page coding and per-page coding
US8566562B2 (en) Method for sequentially writing data with an offset to a non-volatile memory
KR20080075751A (en) Partial page data write method of non-volatile memory device
US20120198125A1 (en) Methods and systems for performing efficient page reads in a non-volatile memory
KR101633442B1 (en) Semiconductor memory device, semiconductor system and reading method

Legal Events

Date Code Title Description
NENP Non-entry into the national phase in:

Ref country code: DE

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 06848756

Country of ref document: EP

Kind code of ref document: A2

122 Ep: pct application non-entry in european phase

Ref document number: 06848756

Country of ref document: EP

Kind code of ref document: A2