WO2007025821A3 - Data processing system - Google Patents

Data processing system Download PDF

Info

Publication number
WO2007025821A3
WO2007025821A3 PCT/EP2006/064834 EP2006064834W WO2007025821A3 WO 2007025821 A3 WO2007025821 A3 WO 2007025821A3 EP 2006064834 W EP2006064834 W EP 2006064834W WO 2007025821 A3 WO2007025821 A3 WO 2007025821A3
Authority
WO
WIPO (PCT)
Prior art keywords
data
processor
test
useful
processing system
Prior art date
Application number
PCT/EP2006/064834
Other languages
German (de)
French (fr)
Other versions
WO2007025821A2 (en
Inventor
Reinhard Weiberle
Thomas Kottke
Original Assignee
Bosch Gmbh Robert
Reinhard Weiberle
Thomas Kottke
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Bosch Gmbh Robert, Reinhard Weiberle, Thomas Kottke filed Critical Bosch Gmbh Robert
Publication of WO2007025821A2 publication Critical patent/WO2007025821A2/en
Publication of WO2007025821A3 publication Critical patent/WO2007025821A3/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G06F11/1048—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices using arrangements adapted for a specific error detection or correction feature

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)

Abstract

A data processing system comprises a processor (1), a data memory (3), which is structured in a number of useful data blocks (3-1, 3-2, ..., 3-15) and test data blocks (3-16, 3-17, 3-18), and comprises a data test circuit (7) for testing one of each useful data blocks, which is accessed by the processor (1), for a freedom from errors using test data stored in a test data block assigned to this useful data block. In the event an error has been determined by the data test circuit (7) in a useful data block called up by the processor (1), a data correction circuit (7) is provided for blocking the use of the faulty useful data block by the processor (1) until the error has been corrected.
PCT/EP2006/064834 2005-09-01 2006-07-31 Data processing system WO2007025821A2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE102005041469.9 2005-09-01
DE200510041469 DE102005041469A1 (en) 2005-09-01 2005-09-01 Data processing system

Publications (2)

Publication Number Publication Date
WO2007025821A2 WO2007025821A2 (en) 2007-03-08
WO2007025821A3 true WO2007025821A3 (en) 2007-06-21

Family

ID=37395865

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/EP2006/064834 WO2007025821A2 (en) 2005-09-01 2006-07-31 Data processing system

Country Status (2)

Country Link
DE (1) DE102005041469A1 (en)
WO (1) WO2007025821A2 (en)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4566103A (en) * 1982-09-28 1986-01-21 Fujitsu Limited Method for recovering from error in a microprogram-controlled unit
US4701915A (en) * 1984-08-18 1987-10-20 Fujitsu Limited Error recovery system in a data processor having a control storage
US5386549A (en) * 1992-11-19 1995-01-31 Amdahl Corporation Error recovery system for recovering errors that occur in control store in a computer system employing pipeline architecture

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4566103A (en) * 1982-09-28 1986-01-21 Fujitsu Limited Method for recovering from error in a microprogram-controlled unit
US4701915A (en) * 1984-08-18 1987-10-20 Fujitsu Limited Error recovery system in a data processor having a control storage
US5386549A (en) * 1992-11-19 1995-01-31 Amdahl Corporation Error recovery system for recovering errors that occur in control store in a computer system employing pipeline architecture

Also Published As

Publication number Publication date
WO2007025821A2 (en) 2007-03-08
DE102005041469A1 (en) 2007-03-15

Similar Documents

Publication Publication Date Title
US8132086B2 (en) Semiconductor memory device for byte-based masking operation and method of generating parity data
EP1255197A3 (en) System and method for correcting soft errors in random access memory devices
US20090024902A1 (en) Multi-channel error correction coder architecture using embedded memory
IL184018A0 (en) Method for copying data within a reprogrammable non-volatile memory
US9583215B2 (en) Semiconductor memory device and testing method thereof
US20120131382A1 (en) Memory controller and information processing system
US8572444B2 (en) Memory apparatus and testing method thereof
TW200632927A (en) Memory circuit
TW200708966A (en) Data memory system and method for transferring data into a data memory
WO2007036834A3 (en) Error detection / correction circuit and corresponding method
US20080046802A1 (en) Memory controller and method of controlling memory
AU597140B2 (en) Efficient address test for large memories
US6295617B1 (en) Testing method of semiconductor memory device and semiconductor memory device applicable to the method
TW200639860A (en) Semiconductor memory and method of correcting errors for the same
US20170010980A1 (en) Method and circuit for protecting and verifying address data
US8719650B2 (en) Self-diagnosis system and test circuit determination method
US20050160332A1 (en) Semiconductor integrated circuit
US7313733B2 (en) System and method of improving memory yield in frame buffer memory using failing memory location
JP2009048751A (en) Error correction code (ecc) circuit test mode
EP1335290A3 (en) A memory device with an error correction function
JP2008524754A5 (en)
KR100754564B1 (en) Error correction circuit and method
WO2007025821A3 (en) Data processing system
TW200632929A (en) Semiconductor memory component and method for testing semiconductor memory components having a restricted memory (partial good memories)
US20080183916A1 (en) Using Extreme Data Rate Memory Commands to Scrub and Refresh Double Data Rate Memory

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application
122 Ep: pct application non-entry in european phase

Ref document number: 06778074

Country of ref document: EP

Kind code of ref document: A2