WO2007024675A1 - Improving transient behavior while switching between control loops in a switching voltage regulator - Google Patents

Improving transient behavior while switching between control loops in a switching voltage regulator Download PDF

Info

Publication number
WO2007024675A1
WO2007024675A1 PCT/US2006/032300 US2006032300W WO2007024675A1 WO 2007024675 A1 WO2007024675 A1 WO 2007024675A1 US 2006032300 W US2006032300 W US 2006032300W WO 2007024675 A1 WO2007024675 A1 WO 2007024675A1
Authority
WO
WIPO (PCT)
Prior art keywords
voltage
error
switching regulator
power mode
controller
Prior art date
Application number
PCT/US2006/032300
Other languages
French (fr)
Inventor
Patrick S. Riehl
Original Assignee
Analog Devices, Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Analog Devices, Inc. filed Critical Analog Devices, Inc.
Priority to CN2006800308482A priority Critical patent/CN101356719B/en
Priority to EP06801831A priority patent/EP1941603B1/en
Publication of WO2007024675A1 publication Critical patent/WO2007024675A1/en

Links

Classifications

    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M3/00—Conversion of dc power input into dc power output
    • H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
    • H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
    • H02M3/10—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M3/145—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
    • H02M3/155—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
    • H02M3/156—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M3/00—Conversion of dc power input into dc power output
    • H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
    • H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
    • H02M3/10—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M3/145—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
    • H02M3/155—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
    • H02M3/156—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators
    • H02M3/158—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators including plural semiconductor devices as final control devices for a single load
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M3/00—Conversion of dc power input into dc power output
    • H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
    • H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
    • H02M3/10—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M3/145—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
    • H02M3/155—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
    • H02M3/156—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators
    • H02M3/158—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators including plural semiconductor devices as final control devices for a single load
    • H02M3/1588—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators including plural semiconductor devices as final control devices for a single load comprising at least one synchronous rectifier element
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02B—CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
    • Y02B70/00—Technologies for an efficient end-user side electric power management and consumption
    • Y02B70/10—Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion e.g. power factor correction or reduction of losses in power supplies or efficient standby modes

Definitions

  • the invention relates to the field of switching regulators, and in particular to being able to switch between two control modes while keeping a regulator output in regulation.
  • a voltage switching regulator includes a pulsewidth modulation (PWM) controller providing voltage regulation when the voltage switching regulator is in high- power mode.
  • PWM pulsewidth modulation
  • PFM pulse-frequency modulation
  • An error- voltage estimator enables switching between the low-power mode and the high-power mode while keeping the voltage switching regulator output in regulation between the desired minimum and maximum voltages.
  • a method for performing voltage switching regulation includes providing a pulsewidth modulation (PWM) controller that provides voltage regulation when the voltage switching regulator is in high-power mode. Also, the method includes providing a pulse- frequency modulation (PFM) controller that provides voltage regulation when the voltage switching regulator is in low-power mode.
  • PWM pulsewidth modulation
  • PFM pulse- frequency modulation
  • An error-voltage estimator is provided that enables switching between the standby mode and the active mode while keeping the voltage switching regulator output in regulation between the desired minimum and maximum voltages.
  • FIG. 1 is a schematic diagram demonstrating a switching regulator in accordance with the invention
  • FIG. 2 is a schematic diagram demonstrating a pulsewidth modulation (PWM) controller
  • FIG. 3 is a schematic diagram demonstrating a pulse-frequency modulation (PFM) controller
  • FIG. 4 is a graph demonstrating the problems switching between PFM and PWM modes
  • FIG. 5 is a schematic diagram demonstrating the inventive error- voltage estimator
  • FIG. 6 is a schematic circuit diagram demonstrating the error-voltage estimator being incorporated with an error amplifier
  • FIG. 7 shows graphs demonstrating the performance of the invention.
  • a switching regulator 2 has two distinct control loops, a pulsewidth modulation (PWM) controller 8 and a pulse-frequency modulation (PFM) controller 10, as shown FIG. 1.
  • PWM pulsewidth modulation
  • PFM pulse-frequency modulation
  • This control loop provides efficient (85% - 90%) power conversion for load currents from approximately 10 mA to 300 mA. It has a high-gain error amplifier that regulates the output voltage within to about 5 mV accuracy over the full range of line voltages and load currents.
  • the PFM controller 10 is used to supply up to 10 mA of load current while consuming less quiescent current.
  • the PFM controller 10 receives as input an output signal 26 from a voltage reference and a voltage feedback signal 28.
  • the PWM controller 8 receives as input the reference signal 26 and the feedback signal 28.
  • a multiplexer 12 receives as input the output signal 32 from the PWM controller 8 and the output signal 30 from the PFM controller 10.
  • a switch driver 14 receives as input an output signal 34 from the multiplexer 12.
  • the multiplexer 12 receives as a control input a digital mode signal 56 indicating PFM mode with a value of 1 and PWM mode with a value of 0.
  • the outputs 36, 38 of the switch driver 14 are coupled to PMOS output device 40 and NMOS output device 42, respectively.
  • the gate of the PMOS output device 40 is coupled directly to the switch driver and the source is connected to the main battery power supply 44.
  • the drain of the PMOS output device 40 is coupled to a switched power terminal 46.
  • the gate of the NMOS output device 42 is coupled directly to the switch driver 14 and the source of is coupled directly to ground.
  • the drain of the NMOS output device 42 is coupled to the switched power terminal 46.
  • the MOSFETs 40, 42 are coupled directly to a filter structure 16.
  • the filter structure 16 produces the output voltage 22.
  • the filter structure 16 includes an inductor 22 coupled to a capacitor 24 and the drains of the MOSFETs 40, 42 and the switched power terminal 46. The other end of the capacitor 24 is coupled to ground.
  • the output filtered signal 22 is connected to the controllers as a feedback voltage 28.
  • the general architecture of the PWM controller 60 is shown in FIG. 2. The general architecture of the PWM controller 60 is shown in FIG. 2. The general architecture of the PWM controller 60 is shown in FIG. 2. The general architecture of the PWM controller 60 is shown in FIG. 2. The general architecture of the PWM controller 60 is shown in FIG. 2. The general architecture of the PWM controller 60 is shown in FIG. 2. The general architecture of the PWM controller 60 is shown
  • PWM controller 60 is structured in a loop arranged and includes an error amplifier 62 that outputs an amplified and filtered difference signal 64 between the target output voltage, Vset, and the feedback voltage, V ⁇ . This error voltage 64 is compared to an internally-generated ramp function 76 via a comparator 66.
  • the output signal 68 of the comparator 66 controls the power switches in the output stage 70.
  • the output stage 70 drives an external LC filter arrangement 74 using the switched power terminal 72 to generate the regulated output voltage V ou t-
  • the regulated output voltage V ou t is connected to V f b to complete the feedback loop.
  • the output stage 70 includes two MOSFETs, which are NMOS 78 and PMOS 80 output devices.
  • the gates of the PMOS output device 80 and the NMOS output device 78 are coupled directly to the output signal 68 of the comparator 66.
  • the source of the PMOS output device 80 is coupled to the main battery power supply.
  • the drain of the PMOS output device 80 is coupled to the output signal 72, which drives the filter arrangement 74.
  • the source of the NMOS output device 78 is coupled to ground and the respective drain is coupled to the output signal 72.
  • the LC filter arrangement 74 has a bandwidth much lower than the switching frequency of the PWM controller 60, in this case a few kHz.
  • the error amplifier 62 In order to compensate for the low-frequency complex-pole pair created by the LC filter arrangement 74, the error amplifier 62 must be compensated using a filter that has zeros at roughly the same frequencies. Because of this compensation, the error amplifier 62 responds with a much slower time constant than the switching stage.
  • FIG. 3 shows the low-power mode control loop, which uses a pulse-frequency modulation (PFM) controller 80. Only one continuous-time comparator 82 is on during the full PFM cycle, which allows this controller to use very little quiescent power (lOuA).
  • PFM pulse-frequency modulation
  • the PFM comparator 82 triggers via signal 94 the logic and timing block 84 to produce a signal to the output stage 86 that initiates a current pulse of fixed duration.
  • This pulse is controlled by the signal pdrv, which is connected to the gate of the PMOS output device 94, and the signal ndrv, which is connected to the gate of the NMOS output device 96.
  • the same output stage 86 is shared between the PWM and
  • the logic and timing block 84 initiates a fixed on-time pulse of the PMOS output device 94 using the signal pdrv. Following this pulse, the NMOS output device 96 is turned on using the signal ndrv until the current in the inductor in the LC filter arrangement 88 returns to zero. Once this occurs, both output devices 94, 96 are shut off until V 0Ut drops below V set again. For low currents, the PFM controller 60 is stable without compensation.
  • the logic and timing block receives as input an output signal 96 from a comparator 90. This signal indicates when the current flowing from the output stage 86 into the output filter 88 is less than zero.
  • the comparator 90 receives as input the output signal 92 that drives the filter arrangement 88 and ground.
  • the PWM error amplifier responds slowly relative to the switching frequency, it takes a few tens of cycles before the PWM loop reaches its equilibrium state. During this settling interval, the duty cycle applied to the output stage may be much lower or much higher than needed, and it may oscillate both above and below the correct equilibrium duty cycle, as shown in FIG. 4.
  • the charge transferred into or out of the LC filter arrangement during this interval can cause the output voltage to vary by hundreds of mV.
  • the invention includes a circuit, active during PFM mode, that estimates the equilibrium voltage at the output of the error amplifier that will be required in PWM mode. If the ideal equilibrium error voltage is applied as an initial condition at the output of the error amplifier when transitioning into PWM control, the transient disturbance during the changeover will be completely suppressed.
  • the circuit makes use of the fact that the PWM and PFM duty cycles are both identically equal to V Out /Vj ⁇ , as shown in FIG. 5.
  • the regulator output stage 102 is now coupled to an error-voltage estimator 100.
  • the error-voltage estimator 100 includes a replica output stage 104 and a low-pass filter 106.
  • the replica output stage 104 receives the signals pdrv and ndrv from the output stage 102 of a PFM controller and a maximum ramp voltage (Vrampmax).
  • Vrampmax maximum ramp voltage
  • the replica output stage 104 includes NMOS 110 and PMOS output 108 devices.
  • the gate of PMOS output device 108 is coupled directly to the output signal pdrv.
  • the source of the PMOS output device 108 is coupled to a maximum ramp voltage (Vrampmax).
  • the drain of the PMOS output device 108 is coupled to the digital error signal 112, which drives a low-pass filter 106.
  • the gate of the NMOS output device 110 is coupled to the output signal ndrv.
  • the source of the NMOS output device 110 is coupled to ground and the respective drain is coupled to the digital error signal 112.
  • the digital error signal 112 is a square wave with a magnitude equal to Vrampmax and a duty cycle equal to the duty cycle of the PFM controller, which is equal to Vout/Vin.
  • the average value of the digital error signal is equal to the equilibrium error voltage of the PWM loop operating under the same conditions.
  • the low-pass filter generates an estimated error voltage 114 with the same average voltage as the digital error signal 112.
  • the digital error signal 112 from the error stage 104 drives the low-pass filter stage 106.
  • the output signal 114 produced by the error stage 106 is the estimated equilibrium error voltage (Verr.est).
  • the estimated equilibrium error voltage is equal to the maximum ramp voltage multiplied by the PFM duty cycle.
  • the maximum ramp voltage is generated internally and is available during PFM operation.
  • the duty cycle information is encoded in the signals that drive the output stage 102 in the PFM controller, pdrv and ndrv.
  • FIG. 6 shows the error estimator circuit 120 being integrated into the error amplifier circuit 122 of a PWM controller.
  • the error voltage estimator 120 circuit uses signals pdrv and ndiy associated with a PFM controller to drive using an output signal 126 a low-pass filter arrangement 124 formed by the compensation network around the error amplifier.
  • the resulting filtered voltage V errstore is the estimated equilibrium error voltage.
  • the error estimator circuit 120 includes a configuration of MOSFETs similar to the replica output stage 104 shown in FIG. 5. Note the error estimator circuit 120 includes NMOS 130 and PMOS output 128 devices.
  • the gate of PMOS output device 128 is coupled directly to the output signal pdrv.
  • the source of the PMOS output device 128 is coupled to a maximum ramp voltage (Vrampmax).
  • the drain of the PMOS output device 128 is coupled to the digital error signal 126, which drives the circuit arrangement 124.
  • the gate of the NMOS output device 130 is coupled to the output signal ndrv.
  • the source of the NMOS output device 130 is coupled to ground and the respective drain is coupled to the digital error signal 126.
  • the error amplifier only drives its output 132 when the PWM controller is active.
  • the error amplifier receives as input the signals V set and V out -
  • the error amplifier circuit 122 is arranged with a compensation network 124 having the capacitor C 0 and resistor R c . Note the voltage across the capacitor C c provides storage of the estimated equilibrium error voltage (V err store).
  • the amplifier 122 In PWM mode, the amplifier 122 is active and the error-voltage estimator circuit 120 is inactive. In PFM mode, the amplifier output 132 is high-impedance and the voltage V err is controlled by the error- voltage estimator 120.
  • the resistor R c and capacitor C c in the circuit arrangement 124 form the low-pass filter of the error-voltage estimator.
  • the elements used to form the error amplifier circuit 120 and circuit arrangement 124 are large on-chip passives, so reusing them in this manner saves significant chip area.
  • the difference between the feedback voltage V ⁇ and the estimated error voltage V er r is stored across C c , the large compensation capacitor C c . Since this capacitor limits the settling of the error amplifier 122, pre-charging it to the correct voltage ensures that the PWM loop will start up close to the equilibrium point.
  • FIG. 7 shows a simulated transition from low- to high-power mode using the error-voltage estimator.
  • the graph 130 shows output voltage 132 and target output voltage 134.
  • the graph 136 shows inductor current.
  • the graph 138 shows the voltage Ve rr 140 and the ramp voltage 142.
  • the graphs 130, 136, and 138 do not show no significant overshoot or undershoot observed thus minimizing potential errors in switching between PFM and PWM modes.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Dc-Dc Converters (AREA)

Abstract

A voltage switching regulator includes a pulsewidth modulation (PWM) controller providing voltage regulation when the voltage switching regulator is experiencing being in an high-power mode. A pulse-frequency modulation (PFM) controller provides voltage regulation when the voltage switching regulator is experiencing being in a low-power mode. An error- voltage estimator enables switching between the low-power mode and the high-power mode while keeping the voltage switching regulator output in regulation between the desired minimum and maximum voltages.

Description

IMPROVING TRANSIENT BEHAVIOR WHILE SWITCHING BETWEEN CONTROL LOOPS IN A SWITCHING VOLTAGE REGULATOR
PRIORITY INFORMATION This application claims priority from provisional application Ser. No. 60/710,697 filed August 23, 2005, which is incorporated herein by reference in its entirety.
BACKGROUND OF THE INVENTION
The invention relates to the field of switching regulators, and in particular to being able to switch between two control modes while keeping a regulator output in regulation.
Many switching regulators use two distinct control loops; one for high-power operation and one for low-power operation. Traditionally, there have been significant difficulties in being able to switch between two control modes while keeping a switching regulator output in regulation between the minimum and maximum voltages specified in the datasheet. When switching from low-power control to high-power control, experience with previous versions of the regulator show that the voltage may decrease to about 200 mV below the ideal regulation point, 100 mV below the datasheet minimum voltage. It takes a few tens of cycles before an equilibrium state is achieved which hinders performance.
SUMMARY OF THE INVENTION
According to one aspect of the invention, there is provided a voltage switching regulator. The voltage switching regulator includes a pulsewidth modulation (PWM) controller providing voltage regulation when the voltage switching regulator is in high- power mode. A pulse-frequency modulation (PFM) controller provides voltage regulation when the voltage switching regulator is in low-power mode. An error- voltage estimator enables switching between the low-power mode and the high-power mode while keeping the voltage switching regulator output in regulation between the desired minimum and maximum voltages.
According to another aspect of the invention, there is provided a method for performing voltage switching regulation. The method includes providing a pulsewidth modulation (PWM) controller that provides voltage regulation when the voltage switching regulator is in high-power mode. Also, the method includes providing a pulse- frequency modulation (PFM) controller that provides voltage regulation when the voltage switching regulator is in low-power mode. An error-voltage estimator is provided that enables switching between the standby mode and the active mode while keeping the voltage switching regulator output in regulation between the desired minimum and maximum voltages.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a schematic diagram demonstrating a switching regulator in accordance with the invention;
FIG. 2 is a schematic diagram demonstrating a pulsewidth modulation (PWM) controller;
FIG. 3 is a schematic diagram demonstrating a pulse-frequency modulation (PFM) controller;
FIG. 4 is a graph demonstrating the problems switching between PFM and PWM modes; FIG. 5 is a schematic diagram demonstrating the inventive error- voltage estimator;
FIG. 6 is a schematic circuit diagram demonstrating the error-voltage estimator being incorporated with an error amplifier; and
FIG. 7 shows graphs demonstrating the performance of the invention.
DETAILED DESCRIPTION OF THE INVENTION
A switching regulator 2 has two distinct control loops, a pulsewidth modulation (PWM) controller 8 and a pulse-frequency modulation (PFM) controller 10, as shown FIG. 1. In high-power mode, the PWM controller 8 is used. This control loop provides efficient (85% - 90%) power conversion for load currents from approximately 10 mA to 300 mA. It has a high-gain error amplifier that regulates the output voltage within to about 5 mV accuracy over the full range of line voltages and load currents. In low- power mode, the PFM controller 10 is used to supply up to 10 mA of load current while consuming less quiescent current. The PFM controller 10 receives as input an output signal 26 from a voltage reference and a voltage feedback signal 28. The PWM controller 8 receives as input the reference signal 26 and the feedback signal 28. A multiplexer 12 receives as input the output signal 32 from the PWM controller 8 and the output signal 30 from the PFM controller 10. A switch driver 14 receives as input an output signal 34 from the multiplexer 12. The multiplexer 12 receives as a control input a digital mode signal 56 indicating PFM mode with a value of 1 and PWM mode with a value of 0. The outputs 36, 38 of the switch driver 14 are coupled to PMOS output device 40 and NMOS output device 42, respectively. The gate of the PMOS output device 40 is coupled directly to the switch driver and the source is connected to the main battery power supply 44. The drain of the PMOS output device 40 is coupled to a switched power terminal 46. The gate of the NMOS output device 42 is coupled directly to the switch driver 14 and the source of is coupled directly to ground. The drain of the NMOS output device 42 is coupled to the switched power terminal 46. The MOSFETs 40, 42 are coupled directly to a filter structure 16. The filter structure 16 produces the output voltage 22. The filter structure 16 includes an inductor 22 coupled to a capacitor 24 and the drains of the MOSFETs 40, 42 and the switched power terminal 46. The other end of the capacitor 24 is coupled to ground. The output filtered signal 22 is connected to the controllers as a feedback voltage 28. The general architecture of the PWM controller 60 is shown in FIG. 2. The
PWM controller 60 is structured in a loop arranged and includes an error amplifier 62 that outputs an amplified and filtered difference signal 64 between the target output voltage, Vset, and the feedback voltage, V^. This error voltage 64 is compared to an internally-generated ramp function 76 via a comparator 66. The output signal 68 of the comparator 66 controls the power switches in the output stage 70. The output stage 70 drives an external LC filter arrangement 74 using the switched power terminal 72 to generate the regulated output voltage Vout- The regulated output voltage Vout is connected to Vfb to complete the feedback loop.
Note the output stage 70 includes two MOSFETs, which are NMOS 78 and PMOS 80 output devices. The gates of the PMOS output device 80 and the NMOS output device 78 are coupled directly to the output signal 68 of the comparator 66. The source of the PMOS output device 80 is coupled to the main battery power supply. The drain of the PMOS output device 80 is coupled to the output signal 72, which drives the filter arrangement 74. The source of the NMOS output device 78 is coupled to ground and the respective drain is coupled to the output signal 72.
In order to provide an output voltage with low ac ripple, the LC filter arrangement 74 has a bandwidth much lower than the switching frequency of the PWM controller 60, in this case a few kHz. In order to compensate for the low-frequency complex-pole pair created by the LC filter arrangement 74, the error amplifier 62 must be compensated using a filter that has zeros at roughly the same frequencies. Because of this compensation, the error amplifier 62 responds with a much slower time constant than the switching stage.
FIG. 3 shows the low-power mode control loop, which uses a pulse-frequency modulation (PFM) controller 80. Only one continuous-time comparator 82 is on during the full PFM cycle, which allows this controller to use very little quiescent power (lOuA).
When Vfb drops below Vset, the PFM comparator 82 triggers via signal 94 the logic and timing block 84 to produce a signal to the output stage 86 that initiates a current pulse of fixed duration. This pulse is controlled by the signal pdrv, which is connected to the gate of the PMOS output device 94, and the signal ndrv, which is connected to the gate of the NMOS output device 96. The same output stage 86 is shared between the PWM and
PFM controllers.
The logic and timing block 84 initiates a fixed on-time pulse of the PMOS output device 94 using the signal pdrv. Following this pulse, the NMOS output device 96 is turned on using the signal ndrv until the current in the inductor in the LC filter arrangement 88 returns to zero. Once this occurs, both output devices 94, 96 are shut off until V0Ut drops below Vset again. For low currents, the PFM controller 60 is stable without compensation.
The logic and timing block receives as input an output signal 96 from a comparator 90. This signal indicates when the current flowing from the output stage 86 into the output filter 88 is less than zero. The comparator 90 receives as input the output signal 92 that drives the filter arrangement 88 and ground.
It is important for the user to be able to switch between the two control modes while keeping the regulated output between the desired minimum and maximum voltages. When making a transition from low-power (PFM) control to high-power (PWM) control, experience with previous versions of the switching regulator has shown that the voltage may decrease to about 200 mV below the ideal regulation point, 100 mV below the datasheet minimum voltage. The problem is inherent to the voltage-mode PWM loop.
Because the PWM error amplifier responds slowly relative to the switching frequency, it takes a few tens of cycles before the PWM loop reaches its equilibrium state. During this settling interval, the duty cycle applied to the output stage may be much lower or much higher than needed, and it may oscillate both above and below the correct equilibrium duty cycle, as shown in FIG. 4. The charge transferred into or out of the LC filter arrangement during this interval can cause the output voltage to vary by hundreds of mV. The invention includes a circuit, active during PFM mode, that estimates the equilibrium voltage at the output of the error amplifier that will be required in PWM mode. If the ideal equilibrium error voltage is applied as an initial condition at the output of the error amplifier when transitioning into PWM control, the transient disturbance during the changeover will be completely suppressed.
Conceptually, the circuit makes use of the fact that the PWM and PFM duty cycles are both identically equal to VOut/Vjπ, as shown in FIG. 5. The regulator output stage 102 is now coupled to an error-voltage estimator 100. The error-voltage estimator 100 includes a replica output stage 104 and a low-pass filter 106. The replica output stage 104 receives the signals pdrv and ndrv from the output stage 102 of a PFM controller and a maximum ramp voltage (Vrampmax). Note the replica output stage 104 includes NMOS 110 and PMOS output 108 devices. The gate of PMOS output device 108 is coupled directly to the output signal pdrv. The source of the PMOS output device 108 is coupled to a maximum ramp voltage (Vrampmax). The drain of the PMOS output device 108 is coupled to the digital error signal 112, which drives a low-pass filter 106. The gate of the NMOS output device 110 is coupled to the output signal ndrv. The source of the NMOS output device 110 is coupled to ground and the respective drain is coupled to the digital error signal 112.
The digital error signal 112 is a square wave with a magnitude equal to Vrampmax and a duty cycle equal to the duty cycle of the PFM controller, which is equal to Vout/Vin. The average value of the digital error signal is equal to the equilibrium error voltage of the PWM loop operating under the same conditions. The low-pass filter generates an estimated error voltage 114 with the same average voltage as the digital error signal 112. The digital error signal 112 from the error stage 104 drives the low-pass filter stage 106. The output signal 114 produced by the error stage 106 is the estimated equilibrium error voltage (Verr.est). The estimated equilibrium error voltage is equal to the maximum ramp voltage multiplied by the PFM duty cycle. The maximum ramp voltage is generated internally and is available during PFM operation. The duty cycle information is encoded in the signals that drive the output stage 102 in the PFM controller, pdrv and ndrv.
FIG. 6 shows the error estimator circuit 120 being integrated into the error amplifier circuit 122 of a PWM controller. The error voltage estimator 120 circuit uses signals pdrv and ndiy associated with a PFM controller to drive using an output signal 126 a low-pass filter arrangement 124 formed by the compensation network around the error amplifier. The resulting filtered voltage Verrstore is the estimated equilibrium error voltage. The error estimator circuit 120 includes a configuration of MOSFETs similar to the replica output stage 104 shown in FIG. 5. Note the error estimator circuit 120 includes NMOS 130 and PMOS output 128 devices. The gate of PMOS output device 128 is coupled directly to the output signal pdrv. The source of the PMOS output device 128 is coupled to a maximum ramp voltage (Vrampmax). The drain of the PMOS output device 128 is coupled to the digital error signal 126, which drives the circuit arrangement 124. The gate of the NMOS output device 130 is coupled to the output signal ndrv. The source of the NMOS output device 130 is coupled to ground and the respective drain is coupled to the digital error signal 126.
The error amplifier only drives its output 132 when the PWM controller is active. The error amplifier receives as input the signals Vset and Vout- Note the error amplifier circuit 122 is arranged with a compensation network 124 having the capacitor C0 and resistor Rc. Note the voltage across the capacitor Cc provides storage of the estimated equilibrium error voltage (Verrstore).
During the "dead-time" in PFM, when neither switch is closed, no charge is transferred onto or off of the integration capacitor, so the computation is not affected.
In PWM mode, the amplifier 122 is active and the error-voltage estimator circuit 120 is inactive. In PFM mode, the amplifier output 132 is high-impedance and the voltage Verr is controlled by the error- voltage estimator 120. The resistor Rc and capacitor Cc in the circuit arrangement 124 form the low-pass filter of the error-voltage estimator.
The elements used to form the error amplifier circuit 120 and circuit arrangement 124 are large on-chip passives, so reusing them in this manner saves significant chip area. The difference between the feedback voltage V^ and the estimated error voltage Verr is stored across Cc, the large compensation capacitor Cc. Since this capacitor limits the settling of the error amplifier 122, pre-charging it to the correct voltage ensures that the PWM loop will start up close to the equilibrium point.
FIG. 7 shows a simulated transition from low- to high-power mode using the error-voltage estimator. The graph 130 shows output voltage 132 and target output voltage 134. The graph 136 shows inductor current. The graph 138 shows the voltage Verr 140 and the ramp voltage 142. The graphs 130, 136, and 138 do not show no significant overshoot or undershoot observed thus minimizing potential errors in switching between PFM and PWM modes. Although the present invention has been shown and described with respect to several preferred embodiments thereof, various changes, omissions and additions to the form and detail thereof, may be made therein, without departing from the spirit and scope of the invention. What is claimed is:

Claims

1. A voltage switching regulator comprising: a pulsewidth modulation (PWM) controller for providing voltage regulation when said voltage switching regulator is experiencing being in a high-power mode; a pulse-frequency modulation (PFM) controller for providing voltage regulation when said voltage switching regulator is experiencing being in a low-power mode; and an error-voltage estimator for enabling switching between the low-power mode and the high-power mode while keeping the voltage switching regulator output in regulation between the desired minimum and maximum voltages.
2. The voltage switching regulator of claim 1, wherein said error estimator is incorporated with said PWM controller.
3. The voltage switching regulator of claim 1, wherein said PFM controller uses less then 10 μA for power consumption.
4. The voltage switching regulator of claim 1, wherein said PWM controller comprises a high-gain error amplifier.
5. The voltage switching regulator of claim 4, wherein said high-gain error amplifier is coupled to said error- voltage estimator via an inverter circuit.
6. The voltage switching regulator of claim 5, wherein said error- voltage estimator drives said inverter circuit to produce an estimated equilibrium error voltage.
7. The voltage switching regulator of claim 6, wherein said estimated equilibrium error voltage is stored in a capacitor associated with said inverter circuit.
8. The voltage switching regulator of claim 6, wherein said error-voltage estimator uses said estimated equilibrium error voltage to transition between said low-power mode and said high-power mode.
9. A method for performing voltage switching regulation comprising: providing a pulsewidth modulation (PWM) controller for providing voltage regulation when a voltage switching regulator is experiencing being in a high-power mode; providing a pulse-frequency modulation (PFM) controller for providing voltage regulation when said voltage switching regulator is experiencing being in a low-power mode; and providing an error-voltage estimator for enabling switching between the low- power mode and the high-power mode while keeping the voltage switching regulator output in regulation between the desired minimum and maximum voltages.
10. The method of claim 9, wherein said error- voltage estimator is incorporated with said PWM controller.
11. The method of claim 9, wherein said PFM controller uses less then 10 μA for power consumption.
12. The method of claim 9, wherein said PWM controller comprises a high-gain error amplifier.
13. The method of claim 12, wherein said high-gain error amplifier is coupled to said error-voltage estimator via an inverter circuit.
14. The method of claim 13, wherein said error- voltage estimator drives said inverter circuit to produce an estimated equilibrium error voltage.
15. The method of claim 14, wherein said estimated equilibrium error voltage is stored in a capacitor associated with said inverter circuit.
16. The method of claim 14, wherein said error- voltage estimator uses said estimated equilibrium error voltage to transition between said low-power mode and high-power mode.
PCT/US2006/032300 2005-08-23 2006-08-18 Improving transient behavior while switching between control loops in a switching voltage regulator WO2007024675A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
CN2006800308482A CN101356719B (en) 2005-08-23 2006-08-18 Improving transient behavior while switching between control loops in a switching voltage regulator
EP06801831A EP1941603B1 (en) 2005-08-23 2006-08-18 Improved transient behavior while switching between control loops in a switching voltage regulator

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US71069705P 2005-08-23 2005-08-23
US60/710,697 2005-08-23

Publications (1)

Publication Number Publication Date
WO2007024675A1 true WO2007024675A1 (en) 2007-03-01

Family

ID=37420877

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2006/032300 WO2007024675A1 (en) 2005-08-23 2006-08-18 Improving transient behavior while switching between control loops in a switching voltage regulator

Country Status (4)

Country Link
US (1) US7504812B2 (en)
EP (1) EP1941603B1 (en)
CN (1) CN101356719B (en)
WO (1) WO2007024675A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2472114A (en) * 2009-07-22 2011-01-26 Wolfson Microelectronics Plc Switched power regulator having estimated error signal

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7679341B2 (en) * 2007-12-12 2010-03-16 Monolithic Power Systems, Inc. External control mode step down switching regulator
JP4618339B2 (en) * 2008-06-20 2011-01-26 ミツミ電機株式会社 DC-DC converter
TWI368838B (en) * 2008-09-02 2012-07-21 Richtek Technology Corp Buck switching regulator with improved mode transition and control method thereof
US20100066323A1 (en) * 2008-09-18 2010-03-18 Intersil Americas Inc. System and method for providing pulse frequency modulation mode
US8324875B2 (en) * 2008-10-30 2012-12-04 Rohm Co., Ltd. Multiphase DC/DC converter with output phases deviated from or aligned with each other and driven with fixed on time
US20100164450A1 (en) * 2008-12-30 2010-07-01 International Business Machines Corporation Apparatus, system, and method for providing high efficiency in a power supply over a range of load conditions
US8330439B2 (en) * 2009-06-23 2012-12-11 Intersil Americas Inc. System and method for PFM/PWM mode transition within a multi-phase buck converter
US8638079B2 (en) * 2010-02-27 2014-01-28 Infineon Technologies Ag Pulse modulation control in a DC-DC converter circuit
JP5735792B2 (en) * 2010-12-13 2015-06-17 ローム株式会社 Comparator, switching regulator control circuit using it, switching regulator, electronic equipment
US9531266B2 (en) 2011-02-23 2016-12-27 Infineon Technologies Americas Corp. Power supply circuitry and adaptive transient control
US8803499B2 (en) * 2011-02-23 2014-08-12 International Recifier Corporation Power supply circuitry and adaptive transient control
US9252661B2 (en) 2011-04-01 2016-02-02 Qualcomm Inc. Methods and devices for power supply control
CN103269159B (en) * 2013-05-15 2016-04-27 西安交通大学 A kind of voltage-mode control DC-DC mode automatic conversion circuit
WO2015039049A1 (en) * 2013-09-13 2015-03-19 The Trustees Of Columbia University In The City Of New York Circuits and methods for switched-mode operational amplifiers
US9471077B2 (en) 2014-10-30 2016-10-18 Dialog Semiconductor (Uk) Limited Method to pre-set a compensation capacitor voltage
US9685863B2 (en) * 2014-12-31 2017-06-20 Texas Instruments Incorporated Fast mode transitions in a power converter
US10126769B2 (en) * 2016-09-12 2018-11-13 Marvell World Trade Ltd. Class-D driven low-drop-output (LDO) regulator
US10014774B2 (en) * 2016-10-18 2018-07-03 Texas Instruments Incorporated Power supply with low to high power transition mode
CN107070228A (en) * 2016-12-16 2017-08-18 东南大学 A kind of plasma resonant vibration power-supply system based on optimal energy allocation
JP6779182B2 (en) * 2017-07-07 2020-11-04 日立オートモティブシステムズ株式会社 Power supply and electronic control
US10756627B2 (en) * 2017-09-14 2020-08-25 Microchip Technology Incorporated Enhanced switching regulator topology with adaptive duty control and seamless transition of operating modes
US10886774B2 (en) 2018-10-30 2021-01-05 Nxp Usa, Inc. Method and apparatus to switch power supply for low current standby operation
CN113131730B (en) * 2019-12-30 2023-12-19 台达电子工业股份有限公司 Precharge control circuit and control method thereof

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH1189222A (en) * 1997-09-03 1999-03-30 Hitachi Ltd Voltage converter circuit
USRE37609E1 (en) * 1994-09-27 2002-03-26 Micrel, Inc. Voltage regulator that operates in either PWM or PFM mode
EP1213822A1 (en) * 2000-12-05 2002-06-12 Infineon Technologies AG Frequency limitation and overload detection in a voltage regulator
JP2002300774A (en) * 2001-03-30 2002-10-11 Seiko Instruments Inc Switching regulator control circuit
JP2003070242A (en) * 2001-08-28 2003-03-07 Seiko Instruments Inc Switching regulator
US20050057238A1 (en) * 2002-07-11 2005-03-17 Yutaka Yoshida DC-DC converter

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5162987A (en) * 1990-12-28 1992-11-10 Leslie Controls, Inc. Controller which uses pulse width and pulse frequency modulated signals to control a variable
US6396250B1 (en) * 2000-08-31 2002-05-28 Texas Instruments Incorporated Control method to reduce body diode conduction and reverse recovery losses

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
USRE37609E1 (en) * 1994-09-27 2002-03-26 Micrel, Inc. Voltage regulator that operates in either PWM or PFM mode
JPH1189222A (en) * 1997-09-03 1999-03-30 Hitachi Ltd Voltage converter circuit
EP1213822A1 (en) * 2000-12-05 2002-06-12 Infineon Technologies AG Frequency limitation and overload detection in a voltage regulator
JP2002300774A (en) * 2001-03-30 2002-10-11 Seiko Instruments Inc Switching regulator control circuit
JP2003070242A (en) * 2001-08-28 2003-03-07 Seiko Instruments Inc Switching regulator
US20050057238A1 (en) * 2002-07-11 2005-03-17 Yutaka Yoshida DC-DC converter

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2472114A (en) * 2009-07-22 2011-01-26 Wolfson Microelectronics Plc Switched power regulator having estimated error signal
GB2472114B (en) * 2009-07-22 2012-01-11 Wolfson Microelectronics Plc Switched power regulator
US8729880B2 (en) 2009-07-22 2014-05-20 Wolfson Microelectronics Plc Switched power regulator with error signal estimation and presetting

Also Published As

Publication number Publication date
US20070046273A1 (en) 2007-03-01
CN101356719B (en) 2012-06-27
US7504812B2 (en) 2009-03-17
CN101356719A (en) 2009-01-28
EP1941603A1 (en) 2008-07-09
EP1941603B1 (en) 2011-10-19

Similar Documents

Publication Publication Date Title
US7504812B2 (en) Transient behavior while switching between control loops in a switching voltage regulator
KR101840412B1 (en) Buck switch-mode power converter large signal transient response optimizer
US7489119B2 (en) DC to DC converter with reference voltage loop disturbance compensation
US8441231B2 (en) Bidirectional hysteretic power converter
US6977488B1 (en) DC-DC converter
US7489121B2 (en) Compensation offset adjustment scheme for fast reference voltage transitioning
US9013165B2 (en) Switching regulator including a configurable multi-mode PWM controller implementing multiple control schemes
TWI387189B (en) Dc-to-dc converter and method therefor
US7619395B2 (en) End-point prediction scheme for voltage regulators
US20100123443A1 (en) Hybrid power converter
US20120074916A1 (en) Switch-Mode Voltage Regulator
US20070241733A1 (en) Frequency-on-the-fly control circuit and method for a DC/DC PWM converter
US8174250B2 (en) Fixed frequency ripple regulator
JP2006314197A (en) Low loss dc/dc converter
US8797010B2 (en) Startup for DC/DC converters
JP2003009515A (en) Power system
WO2014106203A1 (en) Switching regulator circuits and methods
US11581810B2 (en) Voltage regulation circuit
CN113114184B (en) Power stage and current monitor output signal generating circuit
EP3529884B1 (en) Power supply with low to high power transition mode
US8018207B2 (en) Switching regulator
US12095366B2 (en) Current limiting circuit
JP2011067025A (en) Dc-dc converter
US11949331B2 (en) Dual path split-capacitor power converter
JP2008206376A (en) Switching regulator, and circuit and method for controlling the same

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 200680030848.2

Country of ref document: CN

121 Ep: the epo has been informed by wipo that ep was designated in this application
NENP Non-entry into the national phase

Ref country code: DE

WWE Wipo information: entry into national phase

Ref document number: 2006801831

Country of ref document: EP