WO2007022375A3 - Multiple independent coherence planes for maintaining coherency - Google Patents

Multiple independent coherence planes for maintaining coherency Download PDF

Info

Publication number
WO2007022375A3
WO2007022375A3 PCT/US2006/032174 US2006032174W WO2007022375A3 WO 2007022375 A3 WO2007022375 A3 WO 2007022375A3 US 2006032174 W US2006032174 W US 2006032174W WO 2007022375 A3 WO2007022375 A3 WO 2007022375A3
Authority
WO
WIPO (PCT)
Prior art keywords
coherence
plane
planes
address
independent
Prior art date
Application number
PCT/US2006/032174
Other languages
French (fr)
Other versions
WO2007022375A2 (en
Inventor
Ricky C Hetherington
Stephen E Phillips
Original Assignee
Sun Microsystems Inc
Ricky C Hetherington
Stephen E Phillips
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US11/205,690 external-priority patent/US7398360B2/en
Priority claimed from US11/205,706 external-priority patent/US7529894B2/en
Priority claimed from US11/205,652 external-priority patent/US7353340B2/en
Application filed by Sun Microsystems Inc, Ricky C Hetherington, Stephen E Phillips filed Critical Sun Microsystems Inc
Publication of WO2007022375A2 publication Critical patent/WO2007022375A2/en
Publication of WO2007022375A3 publication Critical patent/WO2007022375A3/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0815—Cache consistency protocols
    • G06F12/0817—Cache consistency protocols using directory methods
    • G06F12/0828—Cache consistency protocols using directory methods with concurrent directory accessing, i.e. handling multiple concurrent coherency transactions

Abstract

In one embodiment, a node comprises at least one processor core and a plurality of coherence units. The processor core is configured to generate an address to access a memory location. The address maps to a first coherence plane of a plurality of coherence planes. Coherence activity is performed within each coherence plane independent of other coherence planes, and a mapping of the address space to the coherence planes is independent of a physical location of the addressed memory in a distributed system memory. Each coherence unit corresponds to a respective coherence plane and is configured to manage coherency for the node and for the respective coherence plane. The coherence units operate independent of each other, and a first coherence unit corresponding to the first coherence plane is coupled to receive the address if external coherency activity is needed to complete the access to the memory location.
PCT/US2006/032174 2005-08-17 2006-08-17 Multiple independent coherence planes for maintaining coherency WO2007022375A2 (en)

Applications Claiming Priority (6)

Application Number Priority Date Filing Date Title
US11/205,652 2005-08-17
US11/205,690 2005-08-17
US11/205,690 US7398360B2 (en) 2005-08-17 2005-08-17 Multi-socket symmetric multiprocessing (SMP) system for chip multi-threaded (CMT) processors
US11/205,706 US7529894B2 (en) 2005-08-17 2005-08-17 Use of FBDIMM channel as memory channel and coherence channel
US11/205,652 US7353340B2 (en) 2005-08-17 2005-08-17 Multiple independent coherence planes for maintaining coherency
US11/205,706 2005-08-17

Publications (2)

Publication Number Publication Date
WO2007022375A2 WO2007022375A2 (en) 2007-02-22
WO2007022375A3 true WO2007022375A3 (en) 2007-05-10

Family

ID=37499549

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2006/032174 WO2007022375A2 (en) 2005-08-17 2006-08-17 Multiple independent coherence planes for maintaining coherency

Country Status (1)

Country Link
WO (1) WO2007022375A2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103716882B (en) * 2012-10-08 2017-03-15 成都鼎桥通信技术有限公司 The method of control semi-persistent scheduling implicit expression release function, base station and user equipment

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20010010068A1 (en) * 1998-05-29 2001-07-26 International Business Machines Corporation State-based allocation and replacement for improved hit ratio in directory caches
US20050138298A1 (en) * 2003-12-18 2005-06-23 Downer Wayne A. Secondary path for coherency controller to interconnection network(s)

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20010010068A1 (en) * 1998-05-29 2001-07-26 International Business Machines Corporation State-based allocation and replacement for improved hit ratio in directory caches
US20050138298A1 (en) * 2003-12-18 2005-06-23 Downer Wayne A. Secondary path for coherency controller to interconnection network(s)

Also Published As

Publication number Publication date
WO2007022375A2 (en) 2007-02-22

Similar Documents

Publication Publication Date Title
US11908546B2 (en) In-memory lightweight memory coherence protocol
CN1929026B (en) Memory integrated circuit and memory array
CN101213531B (en) Memory controller interface for micro-tiled memory access
CN1920879B (en) Identifying and accessing individual memory devices in a memory channel
CN104750624B (en) Cluster level data consistency model and agreement
GB2378277B (en) Multiple address translations
KR102404643B1 (en) Hbm with in-memory cache anager
WO2008045740A3 (en) Method and system for using a distributable virtual address space
EP1791047A3 (en) System to monitor the health of a structure, sensor nodes, program product, and related methods
WO2006115594A3 (en) Systems and methods for providing distributed, decentralized data storage and retrieval
WO2006015868A3 (en) Global memory system for a data processor comprising a plurality of processing elements
WO2001025929A3 (en) A shared write buffer for use by multiple processor units
WO2008150927A3 (en) System including a fine-grained memory and a less-fine-grained memory
DE602005015811D1 (en) Memory-based Cross Comparison for Cross Fuse Systems
TW200519590A (en) Microtlb and micro tag for reducing power in a processor
TW200737227A (en) Memory device and method having multiple address, data and command buses
EP2179361A1 (en) Cache sector allocation
EP1586986A3 (en) Storage system
WO2007146343A3 (en) Sharing data between partitions in a partitionable system
TW200708950A (en) Memory management method and system
TW200518095A (en) Dynamic random access memory with smart refresh scheduler
EP1498818A3 (en) Address distribution among independent cache memories
KR20160122440A (en) Method for operating semiconductor device and semiconductor system
CN104808950B (en) Modal dependence access to in-line memory element
AU2002250514A1 (en) Multi-bank memory subsystem employing an arrangement of multiple memory modules

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application
NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 06813509

Country of ref document: EP

Kind code of ref document: A2