WO2005086350A3 - Frequency divider circuit with a controllable frequency divider ratio and method for effecting a frequency division in a frequency divider circuit - Google Patents

Frequency divider circuit with a controllable frequency divider ratio and method for effecting a frequency division in a frequency divider circuit Download PDF

Info

Publication number
WO2005086350A3
WO2005086350A3 PCT/DE2005/000342 DE2005000342W WO2005086350A3 WO 2005086350 A3 WO2005086350 A3 WO 2005086350A3 DE 2005000342 W DE2005000342 W DE 2005000342W WO 2005086350 A3 WO2005086350 A3 WO 2005086350A3
Authority
WO
WIPO (PCT)
Prior art keywords
divider
ended
frequency divider
push
pull
Prior art date
Application number
PCT/DE2005/000342
Other languages
German (de)
French (fr)
Other versions
WO2005086350A2 (en
Inventor
Joern Angel
Original Assignee
Infineon Technologies Ag
Joern Angel
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies Ag, Joern Angel filed Critical Infineon Technologies Ag
Publication of WO2005086350A2 publication Critical patent/WO2005086350A2/en
Publication of WO2005086350A3 publication Critical patent/WO2005086350A3/en
Priority to US11/513,655 priority Critical patent/US7298184B2/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
    • H03K23/64—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two
    • H03K23/66—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two with a variable counting base, e.g. by presetting or by adding or suppressing pulses
    • H03K23/667—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two with a variable counting base, e.g. by presetting or by adding or suppressing pulses by switching the base during a counting cycle

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Manipulation Of Pulses (AREA)
  • Electric Clocks (AREA)

Abstract

The invention relates to a frequency divider circuit (1) comprising at least one push-pull divider (T1) with an adjustable divider ratio and comprising a converter device (24), which is connected thereto and which converts a clock signal (TS1) output by the push-pull divider (T1) into a single-ended signal. A first and a second single-ended divider (T2, T3) is connected in outgoing circuit to the output of the converter device (24). A feedback path is provided, which is connected to the outputs of the push-pull divider (T1) and of the first and at least second single-ended divider (T2, T3) and which comprises an evaluation circuit (32). This evaluation circuit comprises a first and a second input (321, 322) which are respectively coupled to the first and to the second single-ended divider (T2, T3) whereby enabling a future state of the clock signal output by the respective single-ended divider to be fed to the inputs of the evaluation circuit. The evaluation circuit evaluates states of the clock signals output by the first and second single-ended divider that are reached first by future switching functions. This makes it possible to gain additional time for a push-pull/single-ended conversion of the signal to be divided.
PCT/DE2005/000342 2004-03-01 2005-03-01 Frequency divider circuit with a controllable frequency divider ratio and method for effecting a frequency division in a frequency divider circuit WO2005086350A2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/513,655 US7298184B2 (en) 2004-03-01 2006-08-31 Frequency divider circuit with controllable frequency division ratio and method for frequency division in a frequency divider circuit

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE102004010405.0 2004-03-01
DE102004010405A DE102004010405B4 (en) 2004-03-01 2004-03-01 Frequency divider circuit with controllable frequency divider ratio and method for frequency division in a frequency divider circuit

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US11/513,655 Continuation US7298184B2 (en) 2004-03-01 2006-08-31 Frequency divider circuit with controllable frequency division ratio and method for frequency division in a frequency divider circuit

Publications (2)

Publication Number Publication Date
WO2005086350A2 WO2005086350A2 (en) 2005-09-15
WO2005086350A3 true WO2005086350A3 (en) 2005-10-13

Family

ID=34917066

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/DE2005/000342 WO2005086350A2 (en) 2004-03-01 2005-03-01 Frequency divider circuit with a controllable frequency divider ratio and method for effecting a frequency division in a frequency divider circuit

Country Status (3)

Country Link
US (1) US7298184B2 (en)
DE (1) DE102004010405B4 (en)
WO (1) WO2005086350A2 (en)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8013681B2 (en) * 2009-08-05 2011-09-06 Harris Corporation Wide spectrum radio transmit architecture
TW201415805A (en) * 2012-10-15 2014-04-16 Keystone Semiconductor Corp Frequency divider and frequency synthesizer circuit with the same
TW201415799A (en) * 2012-10-15 2014-04-16 Keystone Semiconductor Corp Multi modulus frequency divider
US10715150B1 (en) * 2019-02-12 2020-07-14 Xilinx, Inc. Inductor-less divide-by-3 injection locked frequency divider
CN110784210B (en) * 2019-09-11 2023-07-14 芯创智（北京）微电子有限公司 Circuit with frequency division ratio of 11

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5195111A (en) * 1990-09-07 1993-03-16 Nihon Musen Kabushiki Kaisha Programmable frequency dividing apparatus

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5062126A (en) * 1990-03-26 1991-10-29 Hughes Aircraft Company High speed synchronous counter system and process with look-ahead carry generating circuit
US5943386A (en) * 1995-05-24 1999-08-24 Hughes Electronics High-speed synchronous counter circuitry
KR100266817B1 (en) * 1997-01-31 2000-09-15 윤종용 Apparatus and method for amplifying tx signal in linear power amplifier using feed forward
US6127863A (en) * 1999-03-31 2000-10-03 Cisco Systems, Inc. Efficient fractional divider

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5195111A (en) * 1990-09-07 1993-03-16 Nihon Musen Kabushiki Kaisha Programmable frequency dividing apparatus

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
PERROTT M H ET AL: "A 27-MW CMOS FRACTIONAL-N SYNTHESIZER USING DIGITAL COMPENSATION FOR 2.5-MB/S GFSK MODULATION", IEEE JOURNAL OF SOLID-STATE CIRCUITS, IEEE INC. NEW YORK, US, vol. 32, no. 12, December 1997 (1997-12-01), pages 2048 - 2060, XP000767454, ISSN: 0018-9200 *
RATEGH H R ET AL: "A CMOS FREQUENCY SYNTHESIZER WITH AND INJECTION-LOCKED FREQUENCY DIVIDER FOR A 5-GHZ WIRELESS LAN RECEIVER", IEEE JOURNAL OF SOLID-STATE CIRCUITS, IEEE INC. NEW YORK, US, vol. 35, no. 5, 1 May 2000 (2000-05-01), pages 780 - 787, XP001011001, ISSN: 0018-9200 *

Also Published As

Publication number Publication date
DE102004010405A1 (en) 2005-10-06
US7298184B2 (en) 2007-11-20
US20070052458A1 (en) 2007-03-08
WO2005086350A2 (en) 2005-09-15
DE102004010405B4 (en) 2006-01-12

Similar Documents

Publication Publication Date Title
AU2002358380A1 (en) Composite power amplifier
WO2004027983A3 (en) Saturated power amplifier with selectable and variable output power levels
WO2005018106A3 (en) Radio transmitter with accurate power control
WO2004059848A3 (en) Modulation of a digital input signal using a digital signal modulator and signal splitting
IL187206A (en) Direct conversion with variable amplitude lo signals
EP1645011A4 (en) Phase shifter having power dividing function
WO2006053203A3 (en) Automatic mode setting and power ramp compensator for system power on conditions
EP0945977A3 (en) Power amplifier
WO2004049556A3 (en) Direct coupled distributed amplifier
WO2005086350A3 (en) Frequency divider circuit with a controllable frequency divider ratio and method for effecting a frequency division in a frequency divider circuit
WO2009063447A3 (en) Multi-mode baseband-if converter
US7209002B2 (en) Audio amplifier
WO2009083949A3 (en) Integrated re-if converter
WO2007035358A3 (en) Amplifier system employing analog polynomial predistortion with sub-nyquist digital adaptation
GB201218292D0 (en) Field programmable transceiver circuits
WO2008103165A3 (en) Fully differential amplifier with continuous-time offset reduction
DE10344878A1 (en) Differential amplifier arrangement e.g. for receiving devices, has control source regulated by control signal of comparison device
US8488810B2 (en) Audio processing chip and audio signal processing method thereof
EP1345322A4 (en) Power amplifier and communication apparatus
WO2007017057A3 (en) Circuit arrangement and method for converting an alternating voltage into a rectified voltage
TW200618482A (en) Differential amplifier device, 2-stage amplifier device, and analog/digital converter device
WO2004045091A3 (en) Rf circuit with frequency agile sequential amplifiers
EP2391002B1 (en) Self oscillating modulator
TW200501592A (en) Variable rate sigma delta modulator
WO2007078519A3 (en) Fully differential amplifier with continuous-time offset reduction

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SM SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): BW GH GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 11513655

Country of ref document: US

WWP Wipo information: published in national office

Ref document number: 11513655

Country of ref document: US

122 Ep: pct application non-entry in european phase