WO2005074425A3 - Parallel lcp solver and system incorporating same - Google Patents

Parallel lcp solver and system incorporating same Download PDF

Info

Publication number
WO2005074425A3
WO2005074425A3 PCT/US2004/030692 US2004030692W WO2005074425A3 WO 2005074425 A3 WO2005074425 A3 WO 2005074425A3 US 2004030692 W US2004030692 W US 2004030692W WO 2005074425 A3 WO2005074425 A3 WO 2005074425A3
Authority
WO
WIPO (PCT)
Prior art keywords
memory
cam
ipe
constraint rows
island
Prior art date
Application number
PCT/US2004/030692
Other languages
French (fr)
Other versions
WO2005074425A2 (en
Inventor
Lihua Zhang
Richard Tonge
Dilip Sequeira
Monier Maher
Original Assignee
Ageia Technologies Inc
Lihua Zhang
Richard Tonge
Dilip Sequeira
Monier Maher
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US10/815,721 external-priority patent/US7421303B2/en
Application filed by Ageia Technologies Inc, Lihua Zhang, Richard Tonge, Dilip Sequeira, Monier Maher filed Critical Ageia Technologies Inc
Publication of WO2005074425A2 publication Critical patent/WO2005074425A2/en
Publication of WO2005074425A3 publication Critical patent/WO2005074425A3/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T13/00—Animation
    • G06T13/20—3D [Three Dimensional] animation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8053—Vector processors
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/11—Complex mathematical operations for solving equations, e.g. nonlinear equations, general mathematical optimization problems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T15/00—3D [Three Dimensional] image rendering
    • G06T15/005—General purpose rendering architectures
    • A—HUMAN NECESSITIES
    • A63—SPORTS; GAMES; AMUSEMENTS
    • A63F—CARD, BOARD, OR ROULETTE GAMES; INDOOR GAMES USING SMALL MOVING PLAYING BODIES; VIDEO GAMES; GAMES NOT OTHERWISE PROVIDED FOR
    • A63F13/00—Video games, i.e. games using an electronically generated display having two or more dimensions
    • A63F13/55—Controlling game characters or game objects based on the game progress
    • A63F13/57—Simulating properties, behaviour or motion of objects in the game world, e.g. computing tyre load in a car race game
    • A63F13/573—Simulating properties, behaviour or motion of objects in the game world, e.g. computing tyre load in a car race game using trajectories of game objects, e.g. of a golf ball according to the point of impact
    • A—HUMAN NECESSITIES
    • A63—SPORTS; GAMES; AMUSEMENTS
    • A63F—CARD, BOARD, OR ROULETTE GAMES; INDOOR GAMES USING SMALL MOVING PLAYING BODIES; VIDEO GAMES; GAMES NOT OTHERWISE PROVIDED FOR
    • A63F13/00—Video games, i.e. games using an electronically generated display having two or more dimensions
    • A63F13/55—Controlling game characters or game objects based on the game progress
    • A63F13/57—Simulating properties, behaviour or motion of objects in the game world, e.g. computing tyre load in a car race game
    • A63F13/577—Simulating properties, behaviour or motion of objects in the game world, e.g. computing tyre load in a car race game using determination of contact between game characters or objects, e.g. to avoid collision between virtual racing cars
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T2210/00—Indexing scheme for image generation or computer graphics
    • G06T2210/21—Collision detection, intersection

Abstract

Use of CAM (50) illustrates one presently preferred scheme by which successful parallel execution of a LCP computational method is accomplished. In this regard, CAM (50) is a conventional circuit that functions as a type of specialized memory. ICU (51) logically controls and arbitrates the distribution of constraint rows from IPE memory 52 to a selected one of the plurality of executions units in accordance with data stored in CAM (50). That is, an island data set is transferred to IPE memory (52) from external memory 20 or directly from system (7). The island data set comprises a large collection of constraint rows defining the rigid body island. By careful utilization of CAM (50), data corresponding to a selected group of constraint rows is transferred from IPE memory (52) to a selected execution unit memory, e.g., VPU memory (54). Thereafter, the grouping or 'subspace' of constraint rows is resolved in the corresponding execution unit.
PCT/US2004/030692 2004-01-22 2004-09-20 Parallel lcp solver and system incorporating same WO2005074425A2 (en)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US53791304P 2004-01-22 2004-01-22
US60/537,913 2004-01-22
US10/815,721 2004-04-02
US10/815,721 US7421303B2 (en) 2004-01-22 2004-04-02 Parallel LCP solver and system incorporating same

Publications (2)

Publication Number Publication Date
WO2005074425A2 WO2005074425A2 (en) 2005-08-18
WO2005074425A3 true WO2005074425A3 (en) 2005-12-29

Family

ID=34841098

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2004/030692 WO2005074425A2 (en) 2004-01-22 2004-09-20 Parallel lcp solver and system incorporating same

Country Status (1)

Country Link
WO (1) WO2005074425A2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7627744B2 (en) 2007-05-10 2009-12-01 Nvidia Corporation External memory accessing DMA request scheduling in IC of parallel processing engines according to completion notification queue occupancy level

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5202670A (en) * 1986-08-20 1993-04-13 Canon Kabushiki Kaisha Image processing apparatus
US20030179205A1 (en) * 2000-03-10 2003-09-25 Smith Russell Leigh Image display apparatus, method and program based on rigid body dynamics

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5202670A (en) * 1986-08-20 1993-04-13 Canon Kabushiki Kaisha Image processing apparatus
US20030179205A1 (en) * 2000-03-10 2003-09-25 Smith Russell Leigh Image display apparatus, method and program based on rigid body dynamics

Also Published As

Publication number Publication date
WO2005074425A2 (en) 2005-08-18

Similar Documents

Publication Publication Date Title
WO2005074423A3 (en) Method of operation for parallel lcp solver
WO2005122042A3 (en) Method and system for generating medical narrative
WO2006091283A3 (en) Memory device and method having multiple internal data buses and memory bank interleaving
WO2006060806A3 (en) Patient management network
EP1575003A8 (en) Updating a value counter of an IC card
CN103984560B (en) Based on extensive coarseness imbedded reconfigurable system and its processing method
WO2007038225A3 (en) A memory module including a plurality of integrated circuit memory devices and a plurality of buffer devices in a matrix topology
WO2000005637A3 (en) Streaming modules
WO2005066660A3 (en) Processing seismic data representing a physical system
WO2004049170A3 (en) Microprocessor including a first level cache and a second level cache having different cache line sizes
TW200719114A (en) Memory lock system
WO2004043027A3 (en) Cell based wrapped wave front arbiter (wwfa) with bandwidth reservation
WO2005119440A3 (en) Methods and systems for mixed-mode physical synthesis in electronic design automation
WO2004077229A3 (en) Structure and method for managing available memory resources
WO2002071196A3 (en) Methods and devices for treating and processing data
WO2006055122A3 (en) Logic device comprising reconfigurable core logic for use in conjunction with microprocessor-based computer systems
WO2005074425A3 (en) Parallel lcp solver and system incorporating same
WO2005076900A3 (en) Data and metadata linking form mechanism and method
WO2005020066A3 (en) Multi-core multi-thread processor crossbar architecture
WO2008051385A3 (en) Data allocation in memory chips
WO2006107380A3 (en) System for intergrated data integrity verification and method thereof
Goswami et al. Developmental origin underlies evolutionary rate variation across the placental skull
WO2004095213A8 (en) Method and system of processing billing data
WO2005106700A3 (en) Set based data store
WO2005048096A3 (en) Intermediate software layer

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): BW GH GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

NENP Non-entry into the national phase

Ref country code: DE

WWW Wipo information: withdrawn in national office

Country of ref document: DE

122 Ep: pct application non-entry in european phase