WO2005069123A3 - Microprocesseur, procede de fonctionnement et mot instruction correspondants - Google Patents

Microprocesseur, procede de fonctionnement et mot instruction correspondants Download PDF

Info

Publication number
WO2005069123A3
WO2005069123A3 PCT/IB2005/050121 IB2005050121W WO2005069123A3 WO 2005069123 A3 WO2005069123 A3 WO 2005069123A3 IB 2005050121 W IB2005050121 W IB 2005050121W WO 2005069123 A3 WO2005069123 A3 WO 2005069123A3
Authority
WO
WIPO (PCT)
Prior art keywords
microprocessor
operating
same
instruction word
related method
Prior art date
Application number
PCT/IB2005/050121
Other languages
English (en)
Other versions
WO2005069123A2 (fr
Inventor
Richard M Miller-Smith
Original Assignee
Koninkl Philips Electronics Nv
Richard M Miller-Smith
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninkl Philips Electronics Nv, Richard M Miller-Smith filed Critical Koninkl Philips Electronics Nv
Publication of WO2005069123A2 publication Critical patent/WO2005069123A2/fr
Publication of WO2005069123A3 publication Critical patent/WO2005069123A3/fr

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/3287—Power saving characterised by the action undertaken by switching off individual functional units in the computer system
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30145—Instruction analysis, e.g. decoding, instruction word fields
    • G06F9/30156—Special purpose encoding of instructions, e.g. Gray coding
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3818—Decoding for concurrent execution
    • G06F9/3822—Parallel decoding, e.g. parallel decode units
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • Advance Control (AREA)
  • Executing Machine-Instructions (AREA)
  • Devices For Executing Special Programs (AREA)

Abstract

L'invention concerne un procédé de fonctionnement d'un microprocesseur comprenant une pluralité d'unités fonctionnelles qui permettent d'effectuer des opérations de traitement en parallèle. Ledit procédé consiste à créer une configuration binaire comme partie de code d instruction, ladite configuration servant à identifier l'unité fonctionnelle nécessaire pour exécuter un certain nombre de mots d'instruction contenant ledit code d'instruction.
PCT/IB2005/050121 2004-01-13 2005-01-11 Microprocesseur, procede de fonctionnement et mot instruction correspondants WO2005069123A2 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
GBGB0400659.9A GB0400659D0 (en) 2004-01-13 2004-01-13 Microprocessor, related method of operating the same and related instruction word
GB0400659.9 2004-01-13

Publications (2)

Publication Number Publication Date
WO2005069123A2 WO2005069123A2 (fr) 2005-07-28
WO2005069123A3 true WO2005069123A3 (fr) 2006-08-17

Family

ID=31503816

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/IB2005/050121 WO2005069123A2 (fr) 2004-01-13 2005-01-11 Microprocesseur, procede de fonctionnement et mot instruction correspondants

Country Status (2)

Country Link
GB (1) GB0400659D0 (fr)
WO (1) WO2005069123A2 (fr)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7644294B2 (en) * 2006-01-06 2010-01-05 Advanced Micro Devices, Inc. Dynamically self-decaying device architecture
GB2449570B (en) * 2006-01-06 2009-06-10 Advanced Micro Devices Inc A dynamically self-decaying device power management architecture
US9880842B2 (en) 2013-03-15 2018-01-30 Intel Corporation Using control flow data structures to direct and track instruction execution

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6173389B1 (en) * 1997-12-04 2001-01-09 Billions Of Operations Per Second, Inc. Methods and apparatus for dynamic very long instruction word sub-instruction selection for execution time parallelism in an indirect very long instruction word processor
US20020004916A1 (en) * 2000-05-12 2002-01-10 Marchand Patrick R. Methods and apparatus for power control in a scalable array of processor elements
WO2003100601A2 (fr) * 2002-05-24 2003-12-04 Koninklijke Philips Electronics N.V. Processeur configurable

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6173389B1 (en) * 1997-12-04 2001-01-09 Billions Of Operations Per Second, Inc. Methods and apparatus for dynamic very long instruction word sub-instruction selection for execution time parallelism in an indirect very long instruction word processor
US20020004916A1 (en) * 2000-05-12 2002-01-10 Marchand Patrick R. Methods and apparatus for power control in a scalable array of processor elements
WO2003100601A2 (fr) * 2002-05-24 2003-12-04 Koninklijke Philips Electronics N.V. Processeur configurable

Also Published As

Publication number Publication date
GB0400659D0 (en) 2004-02-11
WO2005069123A2 (fr) 2005-07-28

Similar Documents

Publication Publication Date Title
WO2006130612A3 (fr) Programme informatique d'identification et d'automatisation d'entrees utilisateur repetitives
IL172792A0 (en) Non-capitalization weighted indexing system, method and computer program product
NO20091281L (no) Virtualisering for diversifiserende inngrepsmotstand
DE10196373T1 (de) System zum Verschleiern von Computer-Code beim Disassemblieren
WO2008003930A3 (fr) Techniques pour une exécution de programme
WO2003010657A3 (fr) Procede et systeme de codage d'instructions sous forme de mot d'instruction tres long reduisant les besoins memoire d'instruction
EP1508856A4 (fr) Systeme de processeur, procede de commande de taches sur systeme informatique, programme d'ordinateur
AU2003259872A8 (en) Operating system for executing computer software applications
WO2006085639A3 (fr) Procedes et appareil d'emulation d'ensemble d'instructions
DE602005011756D1 (de) Prozessor, verfahren und computerprogrammprodukte zur durchführung von befehlen für effiziente bitstromextraktionen
WO2007050160A3 (fr) Filtres de micrologiciel et programmes de correction
EP1732052A4 (fr) Système d'ordinateur, programme d'ordinateur et méthode d'addition
TW200506718A (en) Multi-pipe dispatch and execution of complex instructions in a superscalar processor
WO2006102379A3 (fr) Processeur et procede destines au groupage et a l'execution d'instructions dependantes dans un paquet
WO2005069123A3 (fr) Microprocesseur, procede de fonctionnement et mot instruction correspondants
WO2005103889A3 (fr) Procedes et dispositifs de parallelisme de pipelines multiprocesseur
IL175533A0 (en) Working method for treatment of abstract objects of the computer system of ai of a cyborg or an android
WO2005003959A3 (fr) Procede et appareil d'emulation d'instructions en virgule flottante de haute precision
WO2008010685A8 (fr) Dispositif de saisie à touches et procédé de saisie de caractères utilisant une touche centrale
TW200636493A (en) Unified single-core & multi-mode processor and its program execution method
WO2006083743A3 (fr) Procede de calcul a base de nombres entiers
WO2007074469A3 (fr) Procede et systeme de compilation d'un code source
WO2001071494A3 (fr) Procede d'execution de logiciel avec interpreteur, systeme d'ordinateur et produit logiciel correspondants
WO2008039908A3 (fr) Traitement d'architectures par ensembles d'instructions de type
EA200970074A1 (ru) Химический способ создания давления

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): BW GH GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
NENP Non-entry into the national phase

Ref country code: DE

WWW Wipo information: withdrawn in national office

Country of ref document: DE

122 Ep: pct application non-entry in european phase