WO2005038916A2 - Inductor coil for an ic chip - Google Patents

Inductor coil for an ic chip Download PDF

Info

Publication number
WO2005038916A2
WO2005038916A2 PCT/IB2004/051974 IB2004051974W WO2005038916A2 WO 2005038916 A2 WO2005038916 A2 WO 2005038916A2 IB 2004051974 W IB2004051974 W IB 2004051974W WO 2005038916 A2 WO2005038916 A2 WO 2005038916A2
Authority
WO
WIPO (PCT)
Prior art keywords
coil
conductor element
permeable material
conductor
bwi
Prior art date
Application number
PCT/IB2004/051974
Other languages
French (fr)
Other versions
WO2005038916A3 (en
Inventor
Steven J. W. Van Lerberghe
Petrus P. Van De Mortel
Original Assignee
Koninklijke Philips Electronics N.V.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninklijke Philips Electronics N.V. filed Critical Koninklijke Philips Electronics N.V.
Priority to US10/575,770 priority Critical patent/US20070069397A1/en
Priority to EP04770170A priority patent/EP1676318A2/en
Priority to JP2006534865A priority patent/JP2007513490A/en
Publication of WO2005038916A2 publication Critical patent/WO2005038916A2/en
Publication of WO2005038916A3 publication Critical patent/WO2005038916A3/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01QANTENNAS, i.e. RADIO AERIALS
    • H01Q7/00Loop antennas with a substantially uniform current distribution around the loop and having a directional radiation pattern in a plane perpendicular to the plane of the loop
    • H01Q7/06Loop antennas with a substantially uniform current distribution around the loop and having a directional radiation pattern in a plane perpendicular to the plane of the loop with core of ferromagnetic material
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01FMAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
    • H01F17/00Fixed inductances of the signal type 
    • H01F17/0006Printed inductances
    • H01F17/0033Printed inductances with the coil helically wound around a magnetic core
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/5227Inductive arrangements or effects of, or between, wiring layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01QANTENNAS, i.e. RADIO AERIALS
    • H01Q1/00Details of, or arrangements associated with, antennas
    • H01Q1/12Supports; Mounting means
    • H01Q1/22Supports; Mounting means by structural association with other equipment or articles
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01FMAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
    • H01F17/00Fixed inductances of the signal type 
    • H01F17/0006Printed inductances
    • H01F2017/0066Printed inductances with a magnetic layer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/4813Connecting within a semiconductor or solid-state body, i.e. fly wire, bridge wire
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/30107Inductance
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/3011Impedance

Definitions

  • the invention relates to a coil, an integrated circuit, an arrangement of an integrated circuit and a printed circuit board for forming such a coil, an electronic apparatus comprising such a coil, and a two-dimensional antenna comprising such a coil and a further coil.
  • the coil is at least partly formed with elements integrated in the integrated circuit.
  • Such a small and inexpensive coil is in particular useful for induction of energy in high frequent (RF) tags. Further, such a coil can be used as an antenna in personal area networks.
  • JP-A-2001-284533 discloses an on-chip coil.
  • the chip comprises a substrate on which a first insulation layer is formed.
  • a first spiral winding is provided on the first insulation layer in a plane parallel to the substrate surface.
  • a second insulation layer is provided on the first spiral winding.
  • a second spiral winding which has the same shape as the first spiral winding is arranged on top of the second insulation layer.
  • the second spiral winding is aligned with the first spiral winding such that they are on top of each other.
  • relatively small holes are formed which are filled with ferroelectric material to conductively interconnect the first and second spiral winding.
  • first and second spiral winding In the center of the first and second spiral winding, a relatively large hole is formed in the second insulation layer which is filled with the ferroelectric material to form a magnetic core for the parallel arranged first and second spiral winding.
  • the electrically and mechanically parallel arranged first and second spiral winding together with the magnetic core constitute a compact on-chip coil with a high inductance due to the magnetic core, and a low resistance due to the parallel arrangement of the two spiral windings.
  • the axis of this coil is directed perpendicular on the substrate surface. If energized, such a coil generates a magnetic field substantially perpendicular on the plane of the substrate surface.
  • such a coil is most sensitive to a magnetic field component perpendicular on the plane of the substrate surface and is insensitive to a magnetic field in the plane of the substrate surface. It is a drawback of this coil that the size of the magnetic core is relatively small.
  • a first aspect of the invention provides a coil as claimed in claim 1.
  • a second aspect of the invention provides an integrated circuit as claimed in claim 12.
  • a third aspect of the invention provides an arrangement of an integrated circuit and a printed circuit board as claimed in claim 16.
  • a fourth aspect of the invention provides an electronic apparatus as claimed in claim 17.
  • a fifth aspect of the invention provides a two-dimensional antenna as claimed in claim 19.
  • Advantageous embodiments are defined in the dependent claims.
  • the coil comprises a layer of permeable material being deposited in an integrated circuit in a plane substantially parallel to a surface of a substrate of a chip.
  • the integrated circuit is defined as the arrangement of the actual chip which comprises the electronic elements, bond wires and the encasing of the chip with connectors to the outside world of the integrated circuit.
  • a first conductor element is arranged at a first side of the permeable material being directed away from the substrate.
  • a second conductor element is arranged at a second side of the permeable material opposite to the first side.
  • An interconnection interconnects a first end of the first conductor and a first end of the second conductor.
  • the interconnection, the first conductor and the second conductor are arranged to form a one turn winding around the permeable material.
  • the winding is arranged in a plane substantially perpendicular to the surface of the substrate to conduct current in a plane extending substantially perpendicular to the substrate surface.
  • the coil realized in accordance with this aspect of the invention comprises a permeable material that is sandwiched between the first and the second conductor element.
  • the permeable material is the core of the coil, the first and second conductor element form a winding around the core.
  • the core is in-between the first and second conductor element and thus, the dimensions of the permeable material are not restricted to a central area of a spiral winding.
  • the permeable material is ferrite.
  • several first and second conductor elements are interconnected to provide a multi turn winding around the permeable material.
  • the permeable material which is part of the chip is a layer arranged in parallel with the substrate surface.
  • the permeable material is deposited on an insulating layer.
  • the interconnected first and second conductor elements form a helical shaped winding around the core.
  • the helical shaped winding need not be circular.
  • the first and/or second conductor elements may be flat and may extend in a plane substantially parallel with the substrate surface.
  • the interconnections may be arranged substantially perpendicular to the substrate surface.
  • Such a coil has an axis which is parallel to the substrate surface. The axis might be straight or curved. In an embodiment as defined in claim 10, if energized, such a coil will generate a magnetic field substantially in a plane parallel to the substrate surface.
  • the coil is most sensitive to magnetic field components in the plane parallel to the substrate surface.
  • the first conductor element is part of the integrated circuit. This has the advantage that it is not required to provide this conductor outside the integrated circuit. It is possible to provide a plurality of first conductor elements to obtain a coil with a winding which has a plurality of turns.
  • the first conductor element is a bond wire in the integrated circuit. The bond wire is arranged across the permeable material at the side of the permeable material facing away from the substrate.
  • the first conductor element is a conductive track on the chip.
  • this conductive track is arranged on an insulating layer covering the permeable material at the side facing away from the substrate.
  • the second conductor element is part of the chip and is arranged between the permeable material and the substrate.
  • the second conductor element is deposited on an insulating layer provided on the substrate. It is possible to provide a plurality of second conductor elements which are interconnected with the plurality of first conductor elements to obtain a coil with a winding which has a plurality of turns. If both the first and second conductor element(s) are conductive tracks deposited on the chip, the interconnections are made on chip with via's through the insulating layers.
  • the interconnection is made via a bond pads and a via.
  • the second conductor element is arranged on a printed circuit board which carries the integrated circuit. The interconnection is made via a pen of the integrated circuit, a bond wire, a bond pad and a via.
  • the first conductor elements are arranged substantially in parallel. This is an efficient manner to arrange many first conductor elements above the permeable material.
  • the second conductor elements are arranged substantially in parallel. This is an efficient manner to arrange many second conductor elements below the permeable material.
  • both the first and second conductor elements are arranged substantially in parallel to obtain a winding which closely resembles a wire wound coil.
  • the integrated circuit comprises the chip.
  • the chip comprises the substrate, the layer of permeable material deposited in a plane substantially parallel to the surface of the substrate.
  • the integrated circuit further comprises the first conductor element which is arranged at a first side of the permeable material facing away from the substrate. Further, to obtain the coil, the second conductor element is arranged at a second side of the permeable material opposite to the first side, and the interconnection is provided to interconnect a first end of the first conductor and a first end of the second conductor.
  • the integrated circuit comprises at least the first conductor element and the permeable material, and part of the interconnection.
  • the actual implementation of the interconnection depends on the actual construction of the first conductor (bond wire or track on the chip) and the second conductor (track on a printed circuit board or track on the chip).
  • the second conductor is part of the chip.
  • This ferrite element is used for the coil in accordance with the invention by providing a winding with turns around the ferrite element such that these turns lie in a plane substantially perpendicular to the surface.
  • This coil in accordance with the invention generates a magnetic field or is most sensitive to a magnetic field substantially parallel to the surface.
  • the same ferrite element is also used as the central core of a known spiral coil of which the turns lie in a plane parallel to the surface.
  • This coil generates a magnetic field or is most sensitive to a magnetic field substantially perpendicular to the surface. In this manner it is possible to obtain a two-dimensional antenna while only a single piece of ferrite is required.
  • the ferrite element, or the single piece of ferrite is deposited as a layer in the chip.
  • Fig. 1 shows several views of a chip comprising a coil in accordance with an embodiment of the invention
  • Fig. 2 shows a view of a coil formed by a chip and tracks on a printed circuit board of another embodiment in accordance with the invention
  • Fig. 3 shows a view of a chip comprising a coil in accordance with another embodiment of the invention
  • Fig. 4 shows an apparatus comprising such a coil.
  • Fig. 1 shows several views of a chip comprising a coil in accordance with an embodiment of the invention.
  • Fig. 1 A shows a partly opened chip.
  • Fig. IB shows a front view of the partly opened chip.
  • Fig. IC shows a top view of the second conductor elements, and
  • Fig. ID shows a top view of the first conductor elements.
  • FIG. 1 A shows a chip CH which comprises from bottom to top the next stack of layers: a substrate 1 with a surface A, second conductor elements 2a, 2b deposited on the surface A and covered by an insulating layer 3, a permeable layer 4 deposited on the insulating layer 3 and flanked by an insulating layer 7, an insulating layer 5 deposited on the permeable layer 4, and first conductor elements 6a, 6b deposited on the insulating layer 5.
  • the chip CH is partly open to show the interconnections 8a, 8b which interconnect ends of the first conductor elements 6a, 6b with ends of the second conductor elements 2a, 2b.
  • These interconnections 8a, 8b are conductive via's which are provided in a known manner.
  • the coil shown by way of example has two turns arranged around a core which is the permeable layer 4.
  • the first turn is realized by the first conductor element 6a, the interconnection 8a and the second conductor element 2a.
  • the second turn is realized by the first conductor element 6b, the interconnection 8b and the second conductor element 2b.
  • the two turn coil has connections 10 and 11.
  • the number of turns may vary between 1 and a high number, limited by the dimensions of the conductor elements 2a, 2b, 6a, 6b and the dimensions of the chip CH. It is not required that the number of turns is an integer.
  • the second conductor element 2b may be omitted.
  • the first conductor elements 6a, 6b extend substantially in parallel with each other.
  • the second conductor elements 2a, 2b extend substantially in parallel with each other.
  • both the first and the second conductor elements 6a, 6b, 2a, 2b all extend in the same direction parallel to one of the edges of the substrate 1. All the first and the second conductor elements 6a, 6b, 2a, 2b may also extend in a same direction which is not parallel to an edge of the substrate 1.
  • the parallel arranged first conductor elements 6a, 6b may also have an angle with respect to the parallel arranged second conductor elements 2a, 2b.
  • the conductor element 6b may be a straight element of which one end is in the position shown in Fig. 1A to cooperate with the interconnection 8b.
  • the straight element 6b is rotated around the interconnection 8b such that the other end is at the position of the connection 10 in Fig. 1 A to be connected via the interconnection 8c to a straight second conductor element 8a.
  • the first conductor element 6a has to rotate around the interconnection 8a to become parallel with the first conductor element 6b.
  • the second conductor element 2a may be straight and may be rotated around the interconnection 8a such that the other end of this second conductor element 2a cooperates via the interconnection 8c with a straight first conductor element 6b.
  • the conductor elements 6a, 6b, 2a, 2b form turns of a winding around the permeable material, which turns are not arranged in a plane parallel to the surface A but perpendicular to this surface A.
  • Such a coil construction has the advantage that it allows the use of a relatively large volume of the permeable material.
  • Fig. IB shows the stack of layers and the interconnections 8a, 8b between the first conductor element 6a, 6b and the second conductor elements 2a, 2b.
  • the insulating layers 3 and 7 may be deposited as a single layer.
  • Fig. IC shows an embodiment of the second conductor elements 2a, 2b on the surface A of the substrate 1.
  • FIG. ID shows an embodiment of the first conductor elements 6a, 6b on the insulating layer 5.
  • the interconnections 8a, 8b, 8c for clarity only, are indicated by small circles.
  • the second conductor element 2a has a protrusion 12a to allow interconnecting it via the interconnection 8c to the protrusion 12b of the first conductor element 6b.
  • the arrows indicate the direction of the current I in the conductor elements 2a, 2b, 8a, 8b.
  • This current I may be induced by a varying magnetic field B received by the coil.
  • the current I may be supplied to the coil via the connections 10 and 11 to generate the magnetic field B. All currents I may have the opposite direction.
  • FIG. 2 shows a view of a coil formed by a chip and tracks on a printed circuit board of another embodiment in accordance with the invention.
  • the chip CHI is based on the chip CH of Fig. 1.
  • the second conductor elements 2a, 2b are removed. These second conductor elements are now tracks TI, T2 on a printed circuit board PCB.
  • the first conductor elements are now indicated by 60a and 60b.
  • the housing of the chip CHI only the bottom plate EN is shown. In practice the housing of the chip CHI encapsulates the chip CHI completely.
  • Four pins PI, P2, P3, P4 of the integrated circuit IC are shown. These pins PI, P2, P3, P4 are soldered to the back surface BS of the printed circuit board PCB.
  • the pin PI is one of the connections of the coil and is connected via a bond wire Bl to one end of the first conductor element 60a.
  • the other end of the first conductor element 60a is connected via a bond wire B2 to the pin P2.
  • the track TI on the printed circuit board PCB connects the pin P2 with the pin P4.
  • the pin P4 is connected to one end of the first conductor 60b via the bond wire B3.
  • the other end of the first conductor 60b is connected via a bond-wire B4 to a pen P3 which is the other connection of the coil. An extra half of a turn is obtained if the track T2 on the printed circuit board PCB is provided which goes back to the side of the chip where the pins PI and P4 are situated.
  • a coil with only one turn or with more than two turns. If this coil is energized with the current I of which the direction is indicated by the arrows near the reference I, a magnetic field B will be generated in the direction of the arrow near the reference B.
  • the polarity of the current I and the field B may be opposite.
  • an alternating current I is used.
  • the coil may also be used to receive the magnetic field B.
  • the integrated circuit IC comprises the chip CHI, the bond wires Bl to B4 and the pins PI to P4. Usually, the integrated circuit IC is attached to the printed circuit board by soldering the pins PI to P4 to tracks on the back surface BS of the printed circuit board PCB. Many alternative constructions may be implemented.
  • the tracks TI and T2 may be positioned on the front surface FS of the printed circuit board PCB, and the integrated circuit IC may be attached to the printed circuit board by soldering the pins PI to P4 to the tracks at the front surface FS.
  • the IC need not have pins, but may have contact areas which are pressed on corresponding tracks or contact areas on the printed circuit board PCB.
  • Fig. 3 shows a view of a chip comprising a coil in accordance with another embodiment of the invention.
  • the chip CH2 is based on the chip CH of Fig. 1.
  • the first conductor elements 6a, 6b are not present in the chip CH2. These first conductor elements are now bond wires BWIO, BWI 1 of the integrated circuit IC.
  • the pin PIO is a connection of the coil.
  • the pin PIO is connected via a bond wire BWIO to a bond pad BP10.
  • the bond pad BP10 is connected via an interconnection or via V2 to one end of the second conductor element 2a.
  • the other end of the second conductor element 2a is connected via the via VI to the bond pad BP11.
  • the bond wire BWIO and the second conductor element 2a thus form a turn around the permeable material 4 (not shown in Fig. 3).
  • the bond pad BP11 is connected to a pin PI 1 via a bond wire BWI 1. It would also be possible to provide a bond wire directly between the bond pads BP1 1 and BP12.
  • the pin PI 1 is connected via a bond wire BW12 to the bond pad BP12.
  • the bond pad BP12 is connected via a via V3 to the one end of the second conductor element 2b.
  • the other end of the second conductor element 2b is connected via a via V4 to a bond pad BP13.
  • the bond pad BP13 is connected via a bond wire BW13 to the pin P12 which is a connection of the coil.
  • the bond wire BWI 1 and the second conductor element 2b form the second turn of the coil.
  • connection P10, P12 of the coil may be made to circuitry outside the integrated circuit IC. However, these connections may actually not be used as the circuitry connected to the coil may be present in the chip CH2.
  • the arrow near the reference B indicates that the coil realized in this manner generates a magnetic field in a plane which is parallel to the plane of the surface A of the substrate 1 and thus in the plane the substrate 1 extends.
  • Fig. 4 shows an apparatus comprising such a coil.
  • the apparatus comprises the coil CO and a signal processing circuit SP. If the coil is used to generate a magnetic field B, the signal processing circuit SP supplies a current to the coil CO in response to a signal OS. For example, the coil may generate an electro-magnetic field in a wireless system.
  • the signal processing circuit SP generates a high frequent signal which is modulated to contain the signal OS. If the coil is used to receive an electro-magnetic field, the signal processing circuit SP retrieves the signal OS which is modulated on a high frequent carrier.
  • a coil can be used in any application in which a transmitting and/or receiving antenna is required.
  • the coil in accordance with the invention may be used in high frequent (RF) tags, in personal area networks, or a very low power magnetic coupling (AURA), or in test chips.
  • the embodiments elucidate the invention for a coil with two turns, the invention is not restricted to coils having exactly two turns.
  • the coil comprises a single turn or more than one turn. It is not required that the number of turns is exactly an integer.
  • the coil in accordance with the invention has a winding with at least one turn which, when energized, generates a magnetic field in a plane substantially parallel to the surface of the substrate of a chip on which at least the permeable material is deposited.
  • the integrated circuit which comprises the chip comprises at least one set of conductor elements which together with a second set of conductor elements which may be positioned on the chip or outside the integrated circuit, and interconnections form the turns of the coil.
  • the coil in accordance with the invention it is possible to combine the coil in accordance with the invention with a magnetic lens, or to provide two perpendicular arranged antennas with two orthogonal arranged coils in accordance with the invention. If multiple coils/antennas are presents it is possible to switch to the coil/antenna which gives the best signal condition. If the coil/antenna is completely integrated in the integrated circuit IC, no external connections or components are required and an excellent impedance matching between the coil/antenna and the on-chip circuitry is possible. Further, the spread of the magnetic field will be very small.
  • the coil/antenna may be used to induce magnetic energy into RF-tags or chips in disc like functions either by a varying magnetic field or by permanent magnets.
  • any reference signs placed between parentheses shall not be construed as limiting the claim.
  • Use of the verb "comprise” and its conjugations does not exclude the presence of elements or steps other than those stated in a claim.
  • the article "a” or “an” preceding an element does not exclude the presence of a plurality of such elements.
  • the invention may be implemented by means of hardware comprising several distinct elements, and by means of a suitably programmed computer. In the device claim enumerating several means, several of these means may be embodied by one and the same item of hardware. The mere fact that certain measures are recited in mutually different dependent claims does not indicate that a combination of these measures cannot be used to advantage.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Coils Or Transformers For Communication (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Near-Field Transmission Systems (AREA)

Abstract

A coil comprises a layer of permeable material (4) deposited in a chip (CH) of an integrated circuit (IC) in a plane substantially parallel to a surface (A) of a substrate (1) of the chip (CH). A first conductor element (6a, 6b; BW10, BWI 1; 60a, 60b) is arranged at a first side of the permeable material (4) facing away from the substrate (1). A second conductor element (2a, 2b; T1, T2) is arranged at a second side of the permeable material (4) opposite to the first side. An interconnection (8a, 8b; P2, P4) interconnects a first end of the first conductor element (6a, 6b; BW10, BWI 1; 60a, 60b) and a first end of the second conductor element (2a, 2b; TI, T2). The interconnection (8a, 8b; P2, P4), the first conductor element (6a, 6b; BW10, BW11; 60a, 60b) and the second conductor element (2a, 2b; TI, T2) are arranged to form a winding around the permeable material (4). The winding extends in a plane substantially perpendicular to the surface (A) of the substrate (1) to conduct current (I) in a plane substantially perpendicular to the surface (A) of the substrate (1).

Description

A coil construction
The invention relates to a coil, an integrated circuit, an arrangement of an integrated circuit and a printed circuit board for forming such a coil, an electronic apparatus comprising such a coil, and a two-dimensional antenna comprising such a coil and a further coil. The coil is at least partly formed with elements integrated in the integrated circuit. Such a small and inexpensive coil is in particular useful for induction of energy in high frequent (RF) tags. Further, such a coil can be used as an antenna in personal area networks.
JP-A-2001-284533 discloses an on-chip coil. The chip comprises a substrate on which a first insulation layer is formed. A first spiral winding is provided on the first insulation layer in a plane parallel to the substrate surface. A second insulation layer is provided on the first spiral winding. A second spiral winding which has the same shape as the first spiral winding is arranged on top of the second insulation layer. The second spiral winding is aligned with the first spiral winding such that they are on top of each other. In the second insulation layer, between the first and second spiral winding, relatively small holes are formed which are filled with ferroelectric material to conductively interconnect the first and second spiral winding. In the center of the first and second spiral winding, a relatively large hole is formed in the second insulation layer which is filled with the ferroelectric material to form a magnetic core for the parallel arranged first and second spiral winding. The electrically and mechanically parallel arranged first and second spiral winding together with the magnetic core constitute a compact on-chip coil with a high inductance due to the magnetic core, and a low resistance due to the parallel arrangement of the two spiral windings. The axis of this coil is directed perpendicular on the substrate surface. If energized, such a coil generates a magnetic field substantially perpendicular on the plane of the substrate surface. Or, if used as an antenna, such a coil is most sensitive to a magnetic field component perpendicular on the plane of the substrate surface and is insensitive to a magnetic field in the plane of the substrate surface. It is a drawback of this coil that the size of the magnetic core is relatively small.
It is an object of the invention to provide a coil which is at least partly integrated in a chip and which comprises a magnetic core with a larger volume. A first aspect of the invention provides a coil as claimed in claim 1. A second aspect of the invention provides an integrated circuit as claimed in claim 12. A third aspect of the invention provides an arrangement of an integrated circuit and a printed circuit board as claimed in claim 16. A fourth aspect of the invention provides an electronic apparatus as claimed in claim 17. A fifth aspect of the invention provides a two-dimensional antenna as claimed in claim 19. Advantageous embodiments are defined in the dependent claims. The coil comprises a layer of permeable material being deposited in an integrated circuit in a plane substantially parallel to a surface of a substrate of a chip. The integrated circuit is defined as the arrangement of the actual chip which comprises the electronic elements, bond wires and the encasing of the chip with connectors to the outside world of the integrated circuit. A first conductor element is arranged at a first side of the permeable material being directed away from the substrate. A second conductor element is arranged at a second side of the permeable material opposite to the first side. An interconnection interconnects a first end of the first conductor and a first end of the second conductor. The interconnection, the first conductor and the second conductor are arranged to form a one turn winding around the permeable material. The winding is arranged in a plane substantially perpendicular to the surface of the substrate to conduct current in a plane extending substantially perpendicular to the substrate surface. In contrast, the current in the spiral winding of JP-A-2001-284533 flows substantially in parallel to the substrate surface. The coil realized in accordance with this aspect of the invention comprises a permeable material that is sandwiched between the first and the second conductor element. The permeable material is the core of the coil, the first and second conductor element form a winding around the core. Thus, the core is in-between the first and second conductor element and thus, the dimensions of the permeable material are not restricted to a central area of a spiral winding. Preferably, the permeable material is ferrite. In a preferred embodiment as defined in claim 7, several first and second conductor elements are interconnected to provide a multi turn winding around the permeable material. The permeable material which is part of the chip is a layer arranged in parallel with the substrate surface. Preferably, the permeable material is deposited on an insulating layer. The interconnected first and second conductor elements form a helical shaped winding around the core. The helical shaped winding need not be circular. The first and/or second conductor elements may be flat and may extend in a plane substantially parallel with the substrate surface. The interconnections may be arranged substantially perpendicular to the substrate surface. Such a coil has an axis which is parallel to the substrate surface. The axis might be straight or curved. In an embodiment as defined in claim 10, if energized, such a coil will generate a magnetic field substantially in a plane parallel to the substrate surface. In an embodiment as defined in claim 11, if used as an antenna, the coil is most sensitive to magnetic field components in the plane parallel to the substrate surface. In an embodiment as defined in claim 2, the first conductor element is part of the integrated circuit. This has the advantage that it is not required to provide this conductor outside the integrated circuit. It is possible to provide a plurality of first conductor elements to obtain a coil with a winding which has a plurality of turns. In an embodiment as defined in claim 3, the first conductor element is a bond wire in the integrated circuit. The bond wire is arranged across the permeable material at the side of the permeable material facing away from the substrate. In an embodiment as defined in claim 4, the first conductor element is a conductive track on the chip. In a preferred embodiment, this conductive track is arranged on an insulating layer covering the permeable material at the side facing away from the substrate. In an embodiment as defined in claim 5, the second conductor element is part of the chip and is arranged between the permeable material and the substrate. Preferably, the second conductor element is deposited on an insulating layer provided on the substrate. It is possible to provide a plurality of second conductor elements which are interconnected with the plurality of first conductor elements to obtain a coil with a winding which has a plurality of turns. If both the first and second conductor element(s) are conductive tracks deposited on the chip, the interconnections are made on chip with via's through the insulating layers. If the first conductor element is a bond wire, the interconnection is made via a bond pads and a via. In an embodiment as defined in claim 6, the second conductor element is arranged on a printed circuit board which carries the integrated circuit. The interconnection is made via a pen of the integrated circuit, a bond wire, a bond pad and a via. In an embodiment as defined in claim 8, the first conductor elements are arranged substantially in parallel. This is an efficient manner to arrange many first conductor elements above the permeable material. In an embodiment as defined in claim 9, the second conductor elements are arranged substantially in parallel. This is an efficient manner to arrange many second conductor elements below the permeable material. In a preferred embodiment both the first and second conductor elements are arranged substantially in parallel to obtain a winding which closely resembles a wire wound coil. In the second aspect of the invention, the integrated circuit comprises the chip. The chip comprises the substrate, the layer of permeable material deposited in a plane substantially parallel to the surface of the substrate. The integrated circuit further comprises the first conductor element which is arranged at a first side of the permeable material facing away from the substrate. Further, to obtain the coil, the second conductor element is arranged at a second side of the permeable material opposite to the first side, and the interconnection is provided to interconnect a first end of the first conductor and a first end of the second conductor. Thus the integrated circuit comprises at least the first conductor element and the permeable material, and part of the interconnection. The actual implementation of the interconnection depends on the actual construction of the first conductor (bond wire or track on the chip) and the second conductor (track on a printed circuit board or track on the chip). In an embodiment as defined in claim 13, also the second conductor is part of the chip. This provides a very compact coil completely present in the integrated circuit. These and other aspects of the invention are apparent from and will be elucidated with reference to the embodiments described hereinafter. In accordance with the fifth aspect, the coil in accordance with the invention is combined with a known spiral coil in a plane in parallel with the surface of the substrate. This ferrite element is used for the coil in accordance with the invention by providing a winding with turns around the ferrite element such that these turns lie in a plane substantially perpendicular to the surface. This coil in accordance with the invention generates a magnetic field or is most sensitive to a magnetic field substantially parallel to the surface. The same ferrite element is also used as the central core of a known spiral coil of which the turns lie in a plane parallel to the surface. This coil generates a magnetic field or is most sensitive to a magnetic field substantially perpendicular to the surface. In this manner it is possible to obtain a two-dimensional antenna while only a single piece of ferrite is required. The ferrite element, or the single piece of ferrite is deposited as a layer in the chip.
In the drawings: Fig. 1 shows several views of a chip comprising a coil in accordance with an embodiment of the invention, Fig. 2 shows a view of a coil formed by a chip and tracks on a printed circuit board of another embodiment in accordance with the invention, Fig. 3 shows a view of a chip comprising a coil in accordance with another embodiment of the invention, and Fig. 4 shows an apparatus comprising such a coil.
The same references in different Figs, refer to the same elements or signals. Fig. 1 shows several views of a chip comprising a coil in accordance with an embodiment of the invention. Fig. 1 A shows a partly opened chip. Fig. IB shows a front view of the partly opened chip. Fig. IC shows a top view of the second conductor elements, and Fig. ID shows a top view of the first conductor elements. Fig. 1 A shows a chip CH which comprises from bottom to top the next stack of layers: a substrate 1 with a surface A, second conductor elements 2a, 2b deposited on the surface A and covered by an insulating layer 3, a permeable layer 4 deposited on the insulating layer 3 and flanked by an insulating layer 7, an insulating layer 5 deposited on the permeable layer 4, and first conductor elements 6a, 6b deposited on the insulating layer 5. The chip CH is partly open to show the interconnections 8a, 8b which interconnect ends of the first conductor elements 6a, 6b with ends of the second conductor elements 2a, 2b. These interconnections 8a, 8b are conductive via's which are provided in a known manner. The coil shown by way of example has two turns arranged around a core which is the permeable layer 4. The first turn is realized by the first conductor element 6a, the interconnection 8a and the second conductor element 2a. The second turn is realized by the first conductor element 6b, the interconnection 8b and the second conductor element 2b. The two turn coil has connections 10 and 11. In an actual implementation, the number of turns may vary between 1 and a high number, limited by the dimensions of the conductor elements 2a, 2b, 6a, 6b and the dimensions of the chip CH. It is not required that the number of turns is an integer. For example, the second conductor element 2b may be omitted. The permeable material 4, which preferably is a ferrite, preferably fills the space between the first conductor elements 6a, 6b and the second conductor elements 2a, 2b maximally to obtain a maximum volume of the permeable material 4. The first conductor elements 6a, 6b extend substantially in parallel with each other. Also the second conductor elements 2a, 2b extend substantially in parallel with each other. In Fig. 1 A, by way of example, both the first and the second conductor elements 6a, 6b, 2a, 2b all extend in the same direction parallel to one of the edges of the substrate 1. All the first and the second conductor elements 6a, 6b, 2a, 2b may also extend in a same direction which is not parallel to an edge of the substrate 1. The parallel arranged first conductor elements 6a, 6b may also have an angle with respect to the parallel arranged second conductor elements 2a, 2b. For example, the conductor element 6b may be a straight element of which one end is in the position shown in Fig. 1A to cooperate with the interconnection 8b. With respect to the situation shown in Fig. 1 A, the straight element 6b is rotated around the interconnection 8b such that the other end is at the position of the connection 10 in Fig. 1 A to be connected via the interconnection 8c to a straight second conductor element 8a. The first conductor element 6a has to rotate around the interconnection 8a to become parallel with the first conductor element 6b. Alternatively, the second conductor element 2a may be straight and may be rotated around the interconnection 8a such that the other end of this second conductor element 2a cooperates via the interconnection 8c with a straight first conductor element 6b. Of course, other constellations of the first and second conductor elements 6a, 6b, 2a, 2b are possible. What counts is that the conductor elements 6a, 6b, 2a, 2b form turns of a winding around the permeable material, which turns are not arranged in a plane parallel to the surface A but perpendicular to this surface A. Such a coil construction has the advantage that it allows the use of a relatively large volume of the permeable material. If this coil is energized by supplying a current I through it, it will generate a magnetic field B which is directed substantially in parallel with the surface A. If the coil is an antenna, the coil will have its maximum sensitivity for a magnetic field occurring in a plane parallel to the surface A. A magnetic field perpendicular to the surface A will induce substantially no current into the coil. Fig. IB shows the stack of layers and the interconnections 8a, 8b between the first conductor element 6a, 6b and the second conductor elements 2a, 2b. The insulating layers 3 and 7 may be deposited as a single layer. Fig. IC shows an embodiment of the second conductor elements 2a, 2b on the surface A of the substrate 1. Fig. ID shows an embodiment of the first conductor elements 6a, 6b on the insulating layer 5. Both in Fig. IC and Fig. ID, the interconnections 8a, 8b, 8c, for clarity only, are indicated by small circles. The second conductor element 2a has a protrusion 12a to allow interconnecting it via the interconnection 8c to the protrusion 12b of the first conductor element 6b. The arrows indicate the direction of the current I in the conductor elements 2a, 2b, 8a, 8b. This current I may be induced by a varying magnetic field B received by the coil. The current I may be supplied to the coil via the connections 10 and 11 to generate the magnetic field B. All currents I may have the opposite direction. Fig. 2 shows a view of a coil formed by a chip and tracks on a printed circuit board of another embodiment in accordance with the invention. The chip CHI is based on the chip CH of Fig. 1. The second conductor elements 2a, 2b are removed. These second conductor elements are now tracks TI, T2 on a printed circuit board PCB. The first conductor elements are now indicated by 60a and 60b. Of the housing of the chip CHI only the bottom plate EN is shown. In practice the housing of the chip CHI encapsulates the chip CHI completely. Four pins PI, P2, P3, P4 of the integrated circuit IC are shown. These pins PI, P2, P3, P4 are soldered to the back surface BS of the printed circuit board PCB. The pin PI is one of the connections of the coil and is connected via a bond wire Bl to one end of the first conductor element 60a. The other end of the first conductor element 60a is connected via a bond wire B2 to the pin P2. The track TI on the printed circuit board PCB connects the pin P2 with the pin P4. The pin P4 is connected to one end of the first conductor 60b via the bond wire B3. The other end of the first conductor 60b is connected via a bond-wire B4 to a pen P3 which is the other connection of the coil. An extra half of a turn is obtained if the track T2 on the printed circuit board PCB is provided which goes back to the side of the chip where the pins PI and P4 are situated. In the same manner, it is possible to provide a coil with only one turn or with more than two turns. If this coil is energized with the current I of which the direction is indicated by the arrows near the reference I, a magnetic field B will be generated in the direction of the arrow near the reference B. The polarity of the current I and the field B may be opposite. Preferably, an alternating current I is used. The coil may also be used to receive the magnetic field B. The integrated circuit IC comprises the chip CHI, the bond wires Bl to B4 and the pins PI to P4. Usually, the integrated circuit IC is attached to the printed circuit board by soldering the pins PI to P4 to tracks on the back surface BS of the printed circuit board PCB. Many alternative constructions may be implemented. For example, the tracks TI and T2 may be positioned on the front surface FS of the printed circuit board PCB, and the integrated circuit IC may be attached to the printed circuit board by soldering the pins PI to P4 to the tracks at the front surface FS. The IC need not have pins, but may have contact areas which are pressed on corresponding tracks or contact areas on the printed circuit board PCB. Fig. 3 shows a view of a chip comprising a coil in accordance with another embodiment of the invention. The chip CH2 is based on the chip CH of Fig. 1. The first conductor elements 6a, 6b are not present in the chip CH2. These first conductor elements are now bond wires BWIO, BWI 1 of the integrated circuit IC. Fig. 3 shows only the bottom plate EN of the housing of the chip CHI . In practice the housing of the chip CHI encapsulates the chip CHI completely. Only the tops of the pins PIO, to P12 of the integrated circuit IC are shown. The pin PIO is a connection of the coil. The pin PIO is connected via a bond wire BWIO to a bond pad BP10. The bond pad BP10 is connected via an interconnection or via V2 to one end of the second conductor element 2a. The other end of the second conductor element 2a is connected via the via VI to the bond pad BP11. The bond wire BWIO and the second conductor element 2a thus form a turn around the permeable material 4 (not shown in Fig. 3). The bond pad BP11 is connected to a pin PI 1 via a bond wire BWI 1. It would also be possible to provide a bond wire directly between the bond pads BP1 1 and BP12. The pin PI 1 is connected via a bond wire BW12 to the bond pad BP12. The bond pad BP12 is connected via a via V3 to the one end of the second conductor element 2b. The other end of the second conductor element 2b is connected via a via V4 to a bond pad BP13. The bond pad BP13 is connected via a bond wire BW13 to the pin P12 which is a connection of the coil. The bond wire BWI 1 and the second conductor element 2b form the second turn of the coil. The connections P10, P12 of the coil may be made to circuitry outside the integrated circuit IC. However, these connections may actually not be used as the circuitry connected to the coil may be present in the chip CH2. The arrow near the reference B indicates that the coil realized in this manner generates a magnetic field in a plane which is parallel to the plane of the surface A of the substrate 1 and thus in the plane the substrate 1 extends. Fig. 4 shows an apparatus comprising such a coil. The apparatus comprises the coil CO and a signal processing circuit SP. If the coil is used to generate a magnetic field B, the signal processing circuit SP supplies a current to the coil CO in response to a signal OS. For example, the coil may generate an electro-magnetic field in a wireless system. The signal processing circuit SP generates a high frequent signal which is modulated to contain the signal OS. If the coil is used to receive an electro-magnetic field, the signal processing circuit SP retrieves the signal OS which is modulated on a high frequent carrier. Such a coil can be used in any application in which a transmitting and/or receiving antenna is required. For example, the coil in accordance with the invention may be used in high frequent (RF) tags, in personal area networks, or a very low power magnetic coupling (AURA), or in test chips. It should be noted that the above-mentioned embodiments illustrate rather than limit the invention, and that those skilled in the art will be able to design many alternative embodiments without departing from the scope of the appended claims. Although the embodiments elucidate the invention for a coil with two turns, the invention is not restricted to coils having exactly two turns. The same approach is possible if the coil comprises a single turn or more than one turn. It is not required that the number of turns is exactly an integer. Relevant is that the coil in accordance with the invention has a winding with at least one turn which, when energized, generates a magnetic field in a plane substantially parallel to the surface of the substrate of a chip on which at least the permeable material is deposited. The integrated circuit which comprises the chip comprises at least one set of conductor elements which together with a second set of conductor elements which may be positioned on the chip or outside the integrated circuit, and interconnections form the turns of the coil. It is possible to combine the coil in accordance with the invention with a magnetic lens, or to provide two perpendicular arranged antennas with two orthogonal arranged coils in accordance with the invention. If multiple coils/antennas are presents it is possible to switch to the coil/antenna which gives the best signal condition. If the coil/antenna is completely integrated in the integrated circuit IC, no external connections or components are required and an excellent impedance matching between the coil/antenna and the on-chip circuitry is possible. Further, the spread of the magnetic field will be very small. The coil/antenna may be used to induce magnetic energy into RF-tags or chips in disc like functions either by a varying magnetic field or by permanent magnets. This magnetic energy is used to generate a power supply voltage in the receiver. In the claims, any reference signs placed between parentheses shall not be construed as limiting the claim. Use of the verb "comprise" and its conjugations does not exclude the presence of elements or steps other than those stated in a claim. The article "a" or "an" preceding an element does not exclude the presence of a plurality of such elements. The invention may be implemented by means of hardware comprising several distinct elements, and by means of a suitably programmed computer. In the device claim enumerating several means, several of these means may be embodied by one and the same item of hardware. The mere fact that certain measures are recited in mutually different dependent claims does not indicate that a combination of these measures cannot be used to advantage.

Claims

CLAIMS:
1. A coil comprising a layer of permeable material (4) deposited in a chip (CH) of an integrated circuit (IC) in a plane substantially parallel to a surface (A) of a substrate (1) of the chip (CH), a first conductor element (6a, 6b; BWI 0, BWI 1 ; 60a, 60b) arranged at a first side of the permeable material (4) facing away from the substrate (1), a second conductor element (2a, 2b; TI, T2) arranged at a second side of the permeable material (4) opposite to the first side, an interconnection (8a, 8b; P2, P4) for interconnecting a first end of the first conductor element (6a, 6b; BW10, BWI 1 ; 60a, 60b) and a first end of the second conductor element (2a, 2b; TI, T2), wherein the interconnection (8a, 8b; P2, P4), the first conductor element (6a, 6b; BW10, BWI 1; 60a, 60b) and the second conductor element (2a, 2b; TI, T2) are arranged for forming a winding around the permeable material (4), the winding extending in a plane substantially perpendicular to the surface (A) of the substrate (1).
2. A coil as claimed in claim 1, wherein the first conductor element (6a, 6b; BW10, BWI 1; 60a, 60b) is part of the integrated circuit (IC).
3 A coil as claimed in claim 2, wherein the first conductor element (6a, 6b; B W 10, B W 11 ; 60a, 60b) comprises a bond wire (B W 10, B W 11 ).
4. A coil as claimed in claim 2, wherein the first conductor element (6a, 6b;
BW10, BWI 1; 60a, 60b) comprises a conductive track (60a, 60b) on the chip (CH).
5. A coil as claimed in claim 1 , wherein the second conductor element (2a, 2b;
TI, T2) comprises a conductive track (2a, 2b) on the chip (CH) and is arranged between the permeable material (4) and the substrate (1).
6. A coil as claimed in claim 1 , wherein the second conductor element (2a, 2b;
TI, T2) comprises a conductive track (TI, T2) arranged on a printed circuit board (PCB) for carrying the integrated circuit (IC).
7. A coil as claimed in claim 1, wherein a plurality of first conductor elements (6a, 6b; BWIO, BWI 1; 60a, 60b) is arranged at a first side of the permeable material (4) facing away from the surface (A) of the substrate (1), a plurality of second conductor elements (2a, 2b; TI, T2) is arranged at a second side of the permeable material (4) opposite to the first side, and a plurality of interconnections (8a, 8b; P2, P4) being arranged for interconnecting the plurality of first conductor elements (6a, 6b; BW10, BWI 1 ; 60a, 60b) and the plurality of second conductor elements (2a, 2b; TI, T2) in a chain, wherein the interconnections (8a, 8b; P2, P4), the first conductor elements (6a, 6b; BW10, BWI 1; 60a, 60b) and the second conductor elements (2a, 2b; TI, T2) are arranged for forming a winding around the permeable material (4) for conducting current (i) in turns of the winding being substantially perpendicular to the surface (A).
8. A coil as claimed in claim 7, wherein the first conductor elements (6a, 6b; BWI 0, BW 1 1 ; 60a, 60b) are arranged substantially in parallel.
9. A coil as claimed in claim 7, wherein the second conductor elements (2a, 2b; TI, T2) are arranged substantially in parallel.
10. A coil as claimed in claim 1 or 7, wherein the coil, when energized, generates a magnetic field (B) having a direction substantially parallel with the surface (A).
11. A coil as claimed in claim 1 or 7, wherein the coil is arranged for being most sensitive for a magnetic field component (B) having a direction parallel with the surface (A).
12. An integrated circuit (IC) comprising: the chip (CH) with a substrate (1), the layer of permeable material (4) deposited in the plane substantially parallel to the surface (A) of the substrate (1), and the first conductor element (6a, 6b; BWIO, BWI 1; 60a, 60b) arranged at the first side of the permeable material (4) facing away from the substrate (1), the second conductor element (2a, 2b; TI, T2) arranged at the second side of the permeable material (4) opposite to the first side, and the interconnection (8a, 8b; P2, P4) for interconnecting the first end of the first conductor (6a, 6b; BW10, BWI 1; 60a, 60b) and the first end of the second conductor element (2a, 2b; TI, T2), wherein the interconnection (8a, 8b; P2, P4), the first conductor element (6a, 6b; BW10, BWI 1 ; 60a, 60b) and the second conductor element (2a, 2b; TI, T2) are arranged for forming the winding around the permeable material (4), turns of the winding extending in a plane substantially perpendicular to the surface (A) of the substrate (1 ) to form a coil as claimed in claim 1.
13. An integrated circuit as claimed in claim 12, wherein the chip (CH) further comprises: the second conductor element (2a, 2b; TI, T2) being deposited on the substrate
(l), and an isolating layer (3) for isolating the second conductor element (2a, 2b; TI,
T2) from the permeable material (4), the permeable material (4) being deposited as a layer on the isolating layer (3).
14. An integrated circuit as claimed in claim 12, wherein the first conductor element (6a, 6b; BW10, BWI 1; 60a, 60b) comprises a bond wire (BW10, BWI 1).
15. An integrated circuit as claimed in claim 12, wherein the first conductor element (6a, 6b; BW10, BWI 1; 60a, 60b) comprises a conductive track (2a, 2b) on the chip (CH), the chip (CH) further comprises an isolating layer (5) arranged in-between the permeable material (4) and the first conductor element (6a, 6b; BW10, BWI 1 ; 60a, 60b).
16. An arrangement of an integrated circuit (IC) and a printed circuit board (PCB) for forming a coil as claimed in claim 1, wherein the integrated circuit (IC) has at least one electrical conductive connection (PI, P2, P3, P4) with the printed board (PCB), the chip (CH) comprises the layer of the permeable material (4), the first conductor element (6a, 6b; BWIO, BWI 1; 60a, 60b) is arranged at a first side of the permeable material (4) facing away from the substrate (1), the second conductor element (2a, 2b; TI, T2) is arranged on the printed circuit board (PCB), and the interconnection (8a, 8b; P2, P4) between the first conductor element (6a, 6b; BW10, BWI 1 ; 60a, 60b) and the second conductor element (2a, 2b; TI, T2) is made via the electrical conductive connection (P2, P4).
17. An electronic apparatus comprising a coil as claimed in claim 1.
18. An electronic apparatus as claimed in claim 17 being a tag.
19. A two-dimensional antenna comprising: a coil as claimed in claim 1 , and a further coil comprising a conductor arranged around the layer of permeable material (4) in a plane substantially parallel to the surface, wherein the layer of permeable material (4) forms a core for both the first mentioned coil and the further coil.
PCT/IB2004/051974 2003-10-16 2004-10-05 Inductor coil for an ic chip WO2005038916A2 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
US10/575,770 US20070069397A1 (en) 2003-10-16 2004-10-05 Coil construction
EP04770170A EP1676318A2 (en) 2003-10-16 2004-10-05 Inductor coil for an ic chip
JP2006534865A JP2007513490A (en) 2003-10-16 2004-10-05 Coil structure

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP03103842.5 2003-10-16
EP03103842 2003-10-16

Publications (2)

Publication Number Publication Date
WO2005038916A2 true WO2005038916A2 (en) 2005-04-28
WO2005038916A3 WO2005038916A3 (en) 2005-10-20

Family

ID=34443029

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/IB2004/051974 WO2005038916A2 (en) 2003-10-16 2004-10-05 Inductor coil for an ic chip

Country Status (7)

Country Link
US (1) US20070069397A1 (en)
EP (1) EP1676318A2 (en)
JP (1) JP2007513490A (en)
KR (1) KR20060108633A (en)
CN (1) CN1868060A (en)
TW (1) TW200524129A (en)
WO (1) WO2005038916A2 (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100769540B1 (en) 2006-10-09 2007-10-23 충북대학교 산학협력단 Double structured loop-antenna of rfid tag and reader & near field communication system using the same
KR100809028B1 (en) 2006-06-07 2008-03-03 (주)아이디밸리 A passcard rf module
US8169285B2 (en) 2007-05-25 2012-05-01 Infineon Technologies Austria Ag Semiconductor device with integrated coils
CN106463833A (en) * 2014-08-27 2017-02-22 株式会社村田制作所 Coil antenna, wireless IC device, resin molded body, and coil antenna manufacturing method
US20180026606A1 (en) * 2015-04-01 2018-01-25 Murata Manufacturing Co., Ltd. Duplexer

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5200338B2 (en) * 2006-06-15 2013-06-05 ソニー株式会社 RFID tags and products
DE102006058068B4 (en) * 2006-12-07 2018-04-05 Infineon Technologies Ag Semiconductor component with semiconductor chip and passive coil component and method for its production
DE102011100485B4 (en) * 2011-05-04 2016-04-28 Micronas Gmbh Integrated passive component and its use
US8742539B2 (en) * 2012-07-27 2014-06-03 Infineon Technologies Austria Ag Semiconductor component and method for producing a semiconductor component
US10129986B2 (en) * 2014-09-24 2018-11-13 Koninklijke Philips N.V. Printed circuit board and printed circuit board arrangement
WO2016098527A1 (en) 2014-12-17 2016-06-23 株式会社村田製作所 Antenna module and electronic device
CN113064498B (en) * 2020-01-02 2023-08-22 华为技术有限公司 Touch pen with antenna

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3614554A (en) * 1968-10-24 1971-10-19 Texas Instruments Inc Miniaturized thin film inductors for use in integrated circuits
EP0725407A1 (en) * 1995-02-03 1996-08-07 International Business Machines Corporation Three-dimensional integrated circuit inductor
EP1202296A1 (en) * 2000-10-27 2002-05-02 Xerox Corporation Out-of-plane microcoil using bonding wires and method for making
US6586309B1 (en) * 2000-04-24 2003-07-01 Chartered Semiconductor Manufacturing Ltd. High performance RF inductors and transformers using bonding technique

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3614554A (en) * 1968-10-24 1971-10-19 Texas Instruments Inc Miniaturized thin film inductors for use in integrated circuits
EP0725407A1 (en) * 1995-02-03 1996-08-07 International Business Machines Corporation Three-dimensional integrated circuit inductor
US6586309B1 (en) * 2000-04-24 2003-07-01 Chartered Semiconductor Manufacturing Ltd. High performance RF inductors and transformers using bonding technique
EP1202296A1 (en) * 2000-10-27 2002-05-02 Xerox Corporation Out-of-plane microcoil using bonding wires and method for making

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100809028B1 (en) 2006-06-07 2008-03-03 (주)아이디밸리 A passcard rf module
KR100769540B1 (en) 2006-10-09 2007-10-23 충북대학교 산학협력단 Double structured loop-antenna of rfid tag and reader & near field communication system using the same
US8169285B2 (en) 2007-05-25 2012-05-01 Infineon Technologies Austria Ag Semiconductor device with integrated coils
DE102008024487B4 (en) * 2007-05-25 2013-04-18 Infineon Technologies Austria Ag Integrated coil semiconductor device and method of manufacturing the same
CN106463833A (en) * 2014-08-27 2017-02-22 株式会社村田制作所 Coil antenna, wireless IC device, resin molded body, and coil antenna manufacturing method
US10122068B2 (en) 2014-08-27 2018-11-06 Murata Manufacturing Co., Ltd. Wireless IC device, molded resin article, and method for manufacturing coil antenna
CN106463833B (en) * 2014-08-27 2019-12-24 株式会社村田制作所 Wireless IC device, resin molded body, and method for manufacturing coil antenna
US20180026606A1 (en) * 2015-04-01 2018-01-25 Murata Manufacturing Co., Ltd. Duplexer
US10666229B2 (en) * 2015-04-01 2020-05-26 Murata Manufacturing Co., Ltd. Duplexer

Also Published As

Publication number Publication date
KR20060108633A (en) 2006-10-18
JP2007513490A (en) 2007-05-24
WO2005038916A3 (en) 2005-10-20
TW200524129A (en) 2005-07-16
CN1868060A (en) 2006-11-22
EP1676318A2 (en) 2006-07-05
US20070069397A1 (en) 2007-03-29

Similar Documents

Publication Publication Date Title
US8031127B2 (en) Semiconductor memory module incorporating antenna
CN104701627B (en) Antenna assembly
JP5370581B2 (en) RFID system
US8400307B2 (en) Radio frequency IC device and electronic apparatus
CN105977613B (en) Antenna assembly and communication terminal
CN101523750B (en) The article of charged magnetic coupling module
US5321380A (en) Low profile printed circuit board
CN207800911U (en) Antenna assembly and electronic equipment
US20070069397A1 (en) Coil construction
US20100007456A1 (en) Manufacturing of an electronic circuit having an inductance
US6666380B1 (en) Non-contact IC card and IC card communication system
US20110227799A1 (en) Antenna and portable terminal using the same
EP2251934A1 (en) Wireless ic device and wireless communication system
EP2040334A1 (en) Antenna device
GB2083952A (en) Microcoil Assembly
US7109838B2 (en) System for integrating a toroidal inductor in a semiconductor device
EP2401708A1 (en) Contactless device with miniaturized antenna
TW200405367A (en) Electronic transformer/inductor devices and methods for making same
JP2004297681A (en) Non-contact information recording medium
GB2525869A (en) Smart card module
WO2018079718A1 (en) Antenna-mounted communication ic unit and antenna-mounted communication ic unit equipped with conductor
WO2016163212A1 (en) Inductor element, coil antenna, antenna device, card-type information medium, and electronic apparatus
TW202139516A (en) Module substrate antenna and module substrate using same
JP2020195050A (en) Antenna device and ic card including the same
JP5418967B2 (en) Flexible cable and differential transmission system

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 200480030059.X

Country of ref document: CN

AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): BW GH GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 2004770170

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 2006534865

Country of ref document: JP

WWE Wipo information: entry into national phase

Ref document number: 2007069397

Country of ref document: US

Ref document number: 10575770

Country of ref document: US

WWE Wipo information: entry into national phase

Ref document number: 1020067008135

Country of ref document: KR

WWP Wipo information: published in national office

Ref document number: 2004770170

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 1020067008135

Country of ref document: KR

WWP Wipo information: published in national office

Ref document number: 10575770

Country of ref document: US